First Steps in Creating Online Testable Reversible Sequential Circuits

@article{Khan2018FirstSI,
  title={First Steps in Creating Online Testable Reversible Sequential Circuits},
  author={Mozammel H. A. Khan and Jacqueline E. Rice},
  journal={VLSI Design},
  year={2018},
  volume={2018},
  pages={6153274:1-6153274:13}
}
Synthesis of reversible sequential circuits is a very new research area. It has been shown that such circuits can be implemented using quantum dot cellular automata. Other work has used traditional designs for sequential circuits and replaced the flip-flops and the gates with their reversible counterparts. Our earlier work uses a direct feedback method without any flip-flops, improving upon the replacement technique in both quantum cost and ancilla inputs. We present here a further improved… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-10 OF 49 REFERENCES

Improved synthesis of reversible sequential circuits

  • 2016 IEEE International Symposium on Circuits and Systems (ISCAS)
  • 2016
VIEW 9 EXCERPTS
HIGHLY INFLUENTIAL

Design of Reversible Synchronous Sequential Circuits Using Pseudo Reed-Muller Expressions

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2014
VIEW 9 EXCERPTS
HIGHLY INFLUENTIAL

Online Fault Detection in Reversible Logic

  • 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
  • 2011
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

The Boolean Logic Tax

VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

Collection of Digital Design Benchmarks, 2017, https:// ddd.fit.cvut.cz/prj/Benchmarks

P. Fiser
  • Journal of Aerospace Engineering Hindawi www.hindawi.com
  • 2018
VIEW 1 EXCERPT

Online Testing for Three Fault Models in Reversible Circuits

  • 2015 IEEE International Symposium on Multiple-Valued Logic
  • 2015
VIEW 1 EXCERPT

An overview of fault models and testing approaches for reversible logic

J. E. Rice
  • Proceedings of the 14th IEEE Pacific Rim Conference on Communications, Computers, and Signal Processing (PACRIM ’13), pp. 125–130, Victoria, Canada, August 2013.
  • 2013
VIEW 2 EXCERPTS

Design of Testable Reversible Sequential Circuits

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2013
VIEW 2 EXCERPTS

Similar Papers

Loading similar papers…