Firefly: illuminating future network-on-chip with nanophotonics


Future many-core processors will require high-performance yet energy-efficient on-chip networks to provide a communication substrate for the increasing number of cores. Recent advances in silicon nanophotonics create new opportunities for on-chip networks. To efficiently exploit the benefits of nanophotonics, we propose Firefly - a hybrid, hierarchical network architecture. Firefly consists of clusters of nodes that are connected using conventional, electrical signaling while the inter-cluster communication is done using nanophotonics - exploiting the benefits of electrical signaling for short, local communication while nanophotonics is used only for global communication to realize an efficient on-chip network. Crossbar architecture is used for inter-cluster communication. However, to avoid global arbitration, the crossbar is partitioned into multiple, logical crossbars and their arbitration is localized. Our evaluations show that Firefly improves the performance by up to 57% compared to an all-electrical concentrated mesh (CMESH) topology on adversarial traffic patterns and up to 54% compared to an all-optical crossbar (OP XBAR) on traffic patterns with locality. If the energy-delay-product is compared, Firefly improves the efficiency of the on-chip network by up to 51% and 38% compared to CMESH and OP XBAR, respectively.

DOI: 10.1145/1555754.1555808

Extracted Key Phrases

17 Figures and Tables

Citations per Year

309 Citations

Semantic Scholar estimates that this publication has 309 citations based on the available data.

See our FAQ for additional information.

Cite this paper

@inproceedings{Pan2009FireflyIF, title={Firefly: illuminating future network-on-chip with nanophotonics}, author={Yan Pan and Prabhat Kumar and John Kim and Gokhan Memik and Yu Zhang and Alok N. Choudhary}, booktitle={ISCA}, year={2009} }