Firefly: illuminating future network-on-chip with nanophotonics

@inproceedings{Pan2009FireflyIF,
  title={Firefly: illuminating future network-on-chip with nanophotonics},
  author={Yan Pan and Prabhat Kumar and John Kim and Gokhan Memik and Yu Lin Zhang and Alok N. Choudhary},
  booktitle={ISCA},
  year={2009}
}
Future many-core processors will require high-performance yet energy-efficient on-chip networks to provide a communication substrate for the increasing number of cores. Recent advances in silicon nanophotonics create new opportunities for on-chip networks. To efficiently exploit the benefits of nanophotonics, we propose Firefly - a hybrid, hierarchical network architecture. Firefly consists of clusters of nodes that are connected using conventional, electrical signaling while the inter-cluster… CONTINUE READING

Similar Papers

Figures, Tables, Results, and Topics from this paper.

Key Quantitative Results

  • Our evaluations show that Firefly improves the performance by up to 57% compared to an all-electrical concentrated mesh (CMESH) topology on adversarial traffic patterns and up to 54% compared to an all-optical crossbar (OP XBAR) on traffic patterns with locality. If the energy-delay-product is compared, Firefly improves the efficiency of the on-chip network by up to 51% and 38% compared to CMESH and OP XBAR, respectively.
  • Our evaluations show that Fire.y improves the performance by up to 57% compared to an all-electrical concentrated mesh (CMESH) topology on adversarial tra.c patterns and up to 54% compared to an all-optical crossbar (OP XBAR) on tra.c patterns with locality.

Citations

Publications citing this paper.
SHOWING 1-10 OF 309 CITATIONS, ESTIMATED 94% COVERAGE

Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links

  • 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)
  • 2017
VIEW 13 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Energy-Proportional Photonic Interconnects

VIEW 19 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

3D-NoC: Reconfigurable 3D photonic on-chip interconnect for multicores

  • 2012 IEEE 30th International Conference on Computer Design (ICCD)
  • 2012
VIEW 11 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance

  • 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
  • 2012
VIEW 16 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

TOWARDS RELIABLE NANOPHOTONIC INTERCONNECTION NETWORK DESIGNS by

  • 2012
VIEW 33 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

A composite and scalable cache coherence protocol for large scale CMPs

VIEW 11 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

FILTER CITATIONS BY YEAR

2009
2019

CITATION STATISTICS

  • 78 Highly Influenced Citations

  • Averaged 18 Citations per year over the last 3 years

References

Publications referenced by this paper.
SHOWING 1-7 OF 7 REFERENCES

Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics

  • 2008 16th IEEE Symposium on High Performance Interconnects
  • 2008
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Corona: System Implications of Emerging Nanophotonic Technology

  • 2008 International Symposium on Computer Architecture
  • 2008
VIEW 8 EXCERPTS
HIGHLY INFLUENTIAL

MineBench: A Benchmark Suite for Data Mining Workloads

  • 2006 IEEE International Symposium on Workload Characterization
  • 2006
VIEW 7 EXCERPTS
HIGHLY INFLUENTIAL

An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS

  • IEEE Journal of Solid-State Circuits
  • 2008
VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL