Fine pitch chip interconnection technology for 3D integration

Abstract

3D-IC packaging using through silicon via technology has been extensively developed to meet small form factor and low power consumption for next generation devices. For 3D chip integration, a robust micro-joining technology is required to stack Si chips, which usually offer high I/O pin counts to achieve better electrical performance. As for the 3D chip… (More)

15 Figures and Tables

Topics

  • Presentations referencing similar topics