Fine grain parallel decoding of turbo product codes: Algorithm and architecture

@article{Goubier2008FineGP,
  title={Fine grain parallel decoding of turbo product codes: Algorithm and architecture},
  author={Thierry Goubier and C. Dezan and Bernard Pottier and Christophe J{\'e}go},
  journal={2008 5th International Symposium on Turbo Codes and Related Topics},
  year={2008},
  pages={90-95}
}
In turbo decoding of product codes, we propose an algorithm implementation, based on the Chase-Pyndiah algorithm, which exhibits a modular, simple structure with fine grain parallelism. It is implemented into deep pipelined architectures, including an interleaving block decoding scheme, with good potential on FPGAs and MP-SoCs targets. We include an evaluation of the essential parameters of those architectures, which are situated in a different area of the block turbo decoder implementation… CONTINUE READING
2 Citations
14 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-10 of 14 references

System level design using system c : a case study of block turbo decoder

  • E. Piriou, C. Jego, P. Adde, M. Jézéquel
  • XIX Conference on Design of Circuits and…
  • 2004
1 Excerpt

Turbo décodage de code produit haut débit utilisant un code bch étendu

  • J. Cuevas
  • Ph.D. dissertation, ELEC - Dépt. Electronique…
  • 2004
2 Excerpts

An lut-based high level synthesis framework for reconfigurable architectures

  • L. Lagadec, B. Pottier, O. Villellas-Guillen
  • Domain- Specific Processors : Systems…
  • 2003
1 Excerpt

Similar Papers

Loading similar papers…