Fault-tolerant Cache Coherence Protocols for CMPs

  • Ricardo Fernández Pascual, José Manuel García Carrasco, Manuel Eugenio Acacio Sánchez, Protocolos de Coherencia, Antonio Javier Cuenca
  • Published 2009

Abstract

Technology trends are making possible to put billions of transistors in a single chip, which has allowed computer architects to build single-chip multiprocessors (CMPs). Unfortunately, these trends of miniaturization also mean that the reliability of individual transistors decreases. This way, transient faults, which were once a serious problem only for… (More)

Topics

38 Figures and Tables

Slides referencing similar topics