Fault Tolerant Implementations of Delay-Based Physically Unclonable Functions on FPGA


Recent literature has demonstrated that the security of Physically Unclonable Function (PUF) circuits might be adversely affected by the introduction of faults. In this paper, we propose novel and efficient architectures for a variety of widely used delay-based PUFs which are robust against high precision laser fault attacks proposed by Tajik et al. in FDTC… (More)
DOI: 10.1109/FDTC.2016.10


1 Figure or Table