Fault Modeling and Worst-Case Test Vectors for Logic Failure Induced by Total-Dose in Combinational Circuits of Cell-Based ASICs


We developed a methodology for identifying worst-case test vectors for logic faults induced by total dose in combinational circuits of cell-based ASICs. This methodology is independent of the design tools and the process technology. 

11 Figures and Tables


  • Presentations referencing similar topics