Identifying Worst-Case Test Vectors for Delay Failures Induced by Total Dose in Flash-based FPGAAdel Abdullah Taha Ammar20161 Excerpt

Fault Modeling and Worst-Case Test Vectors of Sequential ASICs Exposed to Total DoseAhmed A. Abou-Auf, Mostafa M. Abdel-Aziz, Hamzah A. Abdel-Aziz, Amr G. WassalIEEE Transactions on Nuclear Science20122 Excerpts

Worst-Case Test Vectors for Logic Faults Induced by Total Dose in ASICs Using CMOS Processes Exhibiting Field-Oxide LeakageAhmed A Abou-Auf, H A Abdel-Aziz, A G WassalIEEE Transactions on Nuclear Science20112 Excerpts

Worst-case test vectors of sequential ASiCS exposed to total doseAhmed A. Abou-Auf, Mostafa M. Abdel-Aziz, Hamzah A. Abdel-Aziz, Amr G. Wassal2011 12th European Conference on Radiation and…2011

Fault Modeling and Worst-Case Test Vectors for Leakage Current Failures Induced by Total Dose in ASICsA A Abou-Auf, H A Abdel-Aziz, M M Abdel-Aziz, A G Wassal, T A Abdul-RahmanIEEE Transactions on Nuclear Science20101 Excerpt

Total-dose tolerance of the commercial taiwan semiconductor manufacturing company (TSMC) 0.35- m CMOS processR. C. Lacoe, J. V. Osborn, D. C. Mayer, S. Brown, J. GamblesProc. IEEE Radiation Effects Data Workshop, 2003…2003Highly Influential7 Excerpts

Total-Ionizing-Dose Effects in Modern CMOS TechnologiesH.J. BarnabyIEEE Transactions on Nuclear Science20061 Excerpt

Digital Integrated Circuits, 2nd edJ. M. Rabaey, A. Chandrakasan, B. NikolicUpper Saddle River, NJ: Prentice-Hall,20022 Excerpts

Stochastic worst-case test vectors for CMOS circuits exposed to total doseA. A. Abou-AufGOMAC, pp. 89–92, 1997.19971 Excerpt

A methodology for the identification of worst-case test vectors for logical faults induced in CMOS circuits by total doseA. A. Abou-Auf, D. F. Barbe, H. A. EisenIEEE Trans. Nucl. Sci., vol. 41, no. 6, pp. 2585…19943 Excerpts

Failure Analysis and Worst-Case Generation of Test Vectors for CMOS Circuits Exposed to Ionizing Nuclear RadiationA. A. Abou-AufPh.D. dissertation, Elect. Eng. Dept., Univ…1993

Techniques for Assessing Fault Model and Test Quality in Automatic Test Pattern Generation for Integrated CircuitsK. M. ButlerPh.D. dissertation, Univ. Texas, Austin, 1990.19902 Excerpts

Simulation of Worst-Case Total Dose Radiation Effects in CMOS VLSI CircuitsBharat L. Bhuva, John J. Paulos, Sherra E. DiehlIEEE Transactions on Nuclear Science19861 Excerpt

Switching response of complementary-symmetry MOS transistor logic circuitsJ. R. BurnsRCA Rev., vol. 25, pp. 627–661, 1964.19641 Excerpt