Fast transient digitizer chip for capturing single-shot events

@article{Buck2016FastTD,
  title={Fast transient digitizer chip for capturing single-shot events},
  author={Kevin S. Buck and R. Jacob Baker},
  journal={2016 IEEE Dallas Circuits and Systems Conference (DCAS)},
  year={2016},
  pages={1-4}
}
An externally triggered analog sampling circuit used as an alternative to a high speed analog-to-digital converter (ADC) in microcontroller systems is designed, fabricated and characterized. High speed ADCs are expensive in terms of cost and power dissipation, the fast transient digitizer (FTD) is a low cost alternative and has no appreciable DC power dissipation. The transient digitizer uses cells with a process dependent delay element to sample data onto hold capacitors. The hold capacitor… CONTINUE READING

Figures and Tables from this paper.

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-2 OF 2 CITATIONS

References

Publications referenced by this paper.
SHOWING 1-8 OF 8 REFERENCES

Layout and Simulation

R. J. Baker, CMOS Circuit Design
  • 3rd ed., John Wiley and Sons, Inc.
  • 2010
VIEW 6 EXCERPTS
HIGHLY INFLUENTIAL

A Background SelfCalibrated 6 b 2 . 7 GS / s ADC With CascadeCalibrated FoldingInterpolating Architecture

A. Sakaguchi, T. Ohkico, N. Kato, T. Matsumoto, M. Yotsuyanagi
  • IEEE J . Solid - State Circuits
  • 2016

L

Y. Xu, G. Wu
  • Belostotski and J. W. Haslett, “5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio- Astronomy Applications,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. PP, no. 99, pp. 1–13, May
  • 2016

A 1 . 8 V 1 . 0 GS / s 10 b SelfCalibrating UnifiedFoldingInterpolating ADC With 9 . 1 ENOB at Nyquist Frequency

P. A. Francese, M. R. Tursi, H. Werker, A. Glenny
  • IEEE J . Solid - State Circuits
  • 2010

T

Y. Nakajima, A. Sakaguchi, T. Ohkico, N. Kato
  • Matsumoto and M. Yotsuyanagi, “A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture,” IEEE J. Solid- State Circuits, vol. 45, no. 4, pp. 707–718, Apr.
  • 2010

H

R. C. Taft, P. A. Francese, +4 authors P. Schmitz
  • Werker and A. Glenny, “A 1.8 V 1.0 GS/s 10b Self-Calibrating Unified-Folding-Interpolating ADC With 9.1 ENOB at Nyquist Frequency,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3294–3304, Dec.
  • 2009