Fast composite field S-box architectures for advanced encryption standard

  title={Fast composite field S-box architectures for advanced encryption standard},
  author={Renfei Liu and Keshab K. Parhi},
  booktitle={ACM Great Lakes Symposium on VLSI},
Byte substitution (S-Box), which is essentially a combination of inversion and affine operations over a finite field GF(28), limits the throughput of the Advanced Encryption Standard (AES) algorithm. Among existing S-Box architectures, the composite field S-Box algorithm is very attractive for its extremely low area cost, which is only 12%-20% of other implementation approaches [1]. However, the composite field S-Box suffers from extremely low throughput rate. In this paper, we propose a novel… CONTINUE READING


Publications citing this paper.
Showing 1-9 of 9 extracted citations

An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA

Microprocessors and Microsystems - Embedded Hardware Design • 2015
View 6 Excerpts
Highly Influenced

A new lightweight and high performance AES S-box using modular design

2013 IEEE International Conference on Circuits and Systems (ICCAS) • 2013

FPGA-based, multi-processor HW-SW system for Single-Chip Crypto applications

View 1 Excerpt


Publications referenced by this paper.
Showing 1-3 of 3 references

A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2004
View 5 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…