Fast Linear Model Predictive Control Via Custom Integrated Circuit Architecture


This paper addresses the implementation of linear model predictive control (MPC) at millisecond range, or faster, sampling rates. This is achieved by designing a custom integrated circuit architecture that is specifically targeted to the MPC problem. As opposed to the more usual approach using a generic serial architecture processor, the design here is implemented using a field-programmable gate array and employs parallelism, pipelining, and specialized numerical formats. The performance of this approach is profiled via the control of a 14th-order resonant structure with 12 sample prediction horizon at 200s sampling rate. The results indicate that no more than 30 s are required to compute the control action. A feasibility study indicates that the design can also be implemented in 130 nm CMOS technology, with a core area of 2.5 mm . These results illustrate the feasibility of MPC for reasonably complex systems, using relatively cheap, small, and low-power computing hardware.

DOI: 10.1109/TCST.2010.2096224

Extracted Key Phrases

13 Figures and Tables

Cite this paper

@article{Wills2012FastLM, title={Fast Linear Model Predictive Control Via Custom Integrated Circuit Architecture}, author={Adrian Wills and Geoff Knagge and Brett Ninness}, journal={IEEE Trans. Contr. Sys. Techn.}, year={2012}, volume={20}, pages={59-71} }