Fast Layout Generation of RF Embedded Passive Circuits Using Mathematical Programming

@article{Pathak2012FastLG,
  title={Fast Layout Generation of RF Embedded Passive Circuits Using Mathematical Programming},
  author={Manan Pathak and Sung Kyu Lim},
  journal={IEEE Transactions on Components, Packaging and Manufacturing Technology},
  year={2012},
  volume={2},
  pages={32-45}
}
In this paper, we present a methodology for the automatic generation of layout for radio frequency (RF) designs using embedded passives. Our methodology is divided into three steps: 1) pre-layout optimization; 2) placement and routing; and 3) post-layout optimization. We show that our methodology generates layouts with small area and good performance response within a fraction of design time compared with fully manual design effort. We make use of circuit models to represent and optimize the… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-3 of 3 extracted citations

Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing

2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC) • 2016
View 4 Excerpts
Highly Influenced

An Efficient Two-Phase ILP-Based Algorithm for Precise CMOS RFIC Layout Generation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2017
View 3 Excerpts

References

Publications referenced by this paper.
Showing 1-10 of 18 references

Layout-aware RF circuit synthesis driven by worst case parasitic corners

2005 International Conference on Computer Design • 2005
View 1 Excerpt

Layout synthesis algorithm of embedded passive components for RF and EMC reliable system design

Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects • 2004
View 1 Excerpt

Placement constraints in floorplan design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2004
View 1 Excerpt

Embedded passive components for MCM

L. Golanka, K. Wolter, A. Dziedzic, J. Kita, L. RebenKlau
Proc. 24th Int. Spring Seminar Electron. Technol., Calimanesti-Caciulata, Romania, May 2001, pp. 73–77. • 2001
View 1 Excerpt

Area routing for analog layout

IEEE Trans. on CAD of Integrated Circuits and Systems • 1993
View 1 Excerpt

Similar Papers

Loading similar papers…