Fast FPGA prototyping of a multipath fading channel emulator via high-level design

@article{Hwang2007FastFP,
  title={Fast FPGA prototyping of a multipath fading channel emulator via high-level design},
  author={Jeng-Kuang Hwang and Kuei-Horng Lin and Jeng-Da Li and Juinn-Horng Deng},
  journal={2007 International Symposium on Communications and Information Technologies},
  year={2007},
  pages={168-171}
}
A baseband multipath fading channel emulator is implemented on Xilinx XtremeDSP FPGA platform through high-level design. Without any RTL coding, fast prototyping of important modules can be done in the form of high-level Simulink models and Xilinx System Generator IP blocks. These modules include the white Gaussian noise generator (WGNG), Doppler filter, direct digital frequency synthesizer (DDFS), multi-rate interpolators, and multipath signal generator. Since all modules are designed in high… CONTINUE READING
7 Extracted Citations
6 Extracted References
Similar Papers

Referenced Papers

Publications referenced by this paper.
Showing 1-6 of 6 references

Pulley : “ A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers

  • D.
  • IEEE Communications Magazine
  • 2003

A continuously variable digital delay element

  • C. W. Farrow
  • IEEE International Symposium on Circuits and…
  • 1988
1 Excerpt

Similar Papers

Loading similar papers…