Fast Charge Pump Circuit for PLL using 50nm CMOS Technology
@inproceedings{Singh2013FastCP, title={Fast Charge Pump Circuit for PLL using 50nm CMOS Technology}, author={Yogendra Pratap Singh and M. Mohan}, year={2013} }
PLL being a mixed signal circuit involves design challenge at high frequency. This work analyses the design of a mixed signal phase locked loop for faster phase and frequency locking. The performance of charge pumps depends heavily on the ability to efficiently generate high voltages on-chip while meeting stringent power and area requirements. The paper presents a High Speed CMOS charge pump circuit for PLL applications using 50nm CMOS technology that operates at 1V. The proposed circuit has… CONTINUE READING
2 Citations
References
SHOWING 1-10 OF 18 REFERENCES
High speed CMOS charge pump circuit for PLL applications using 90nm CMOS technology
- Computer Science
- 2011 World Congress on Information and Communication Technologies
- 2011
- 15
- PDF
A new CMOS charge pump for low-voltage (1V) high-speed PLL applications
- Engineering, Computer Science
- Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.
- 2003
- 13
A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications
- Computer Science
- IEEE Journal of Solid-State Circuits
- 2000
- 64
Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS
- Engineering
- 1995
- 185
- PDF
A PLL clock generator with 5 to 110 MHz lock range for microprocessors
- 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers
- 1992
- 106
- PDF
SiGe BiCMOS 3.3 V clock and data recovery circuits for 10 Gb/s serial transmission systems
- Engineering
- 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)
- 2000
- 23
High Speed CMOS Charge Pump Circuit for PLL Applications Using 90nm CMOS Technology, Middle-East
- Journal of Scientific Research
- 2012
El-Camal, "A new CMOS charge pump for lowvoltage high-speed PLL applications"[C].In: Circuits and Systems, 2003. ISCAS‟03
- Proceedings of the 2003 International Symposium on,
- 2003