Corpus ID: 18561204

Fast Charge Pump Circuit for PLL using 50nm CMOS Technology

@inproceedings{Singh2013FastCP,
  title={Fast Charge Pump Circuit for PLL using 50nm CMOS Technology},
  author={Yogendra Pratap Singh and M. Mohan},
  year={2013}
}
  • Yogendra Pratap Singh, M. Mohan
  • Published 2013
  • Engineering
    • PLL being a mixed signal circuit involves design challenge at high frequency. This work analyses the design of a mixed signal phase locked loop for faster phase and frequency locking. The performance of charge pumps depends heavily on the ability to efficiently generate high voltages on-chip while meeting stringent power and area requirements. The paper presents a High Speed CMOS charge pump circuit for PLL applications using 50nm CMOS technology that operates at 1V. The proposed circuit has… CONTINUE READING
    2 Citations
    Background Citations
    1

    Figures from this paper

    Figures

    2 Citations
    Citation Type

    Citation Type

    Design of Charge Pump Circuit for PLL Application: A Review
    A Modified PFD Based PLL with Frequency Dividers in 0.18-µm CMOS Technology
    • PDF

    References

    SHOWING 1-10 OF 18 REFERENCES
    High speed CMOS charge pump circuit for PLL applications using 90nm CMOS technology
    • 15
    • PDF
    A new CMOS charge pump for low-voltage (1V) high-speed PLL applications
    • R. A. Baki, M. El-Gamal
    • Engineering, Computer Science
    • Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.
    • 2003
    • 13
    A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications
    • 64
    Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS
    • 185
    • PDF
    Design of Analog CMOS Integrated Circuits
    • 2,537
    • PDF
    A PLL clock generator with 5 to 110 MHz lock range for microprocessors
    • 106
    • PDF
    A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop
    • 116
    SiGe BiCMOS 3.3 V clock and data recovery circuits for 10 Gb/s serial transmission systems
    • M. Meghelli, H. Ainspan, M. Soyuer
    • Engineering
    • 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)
    • 2000
    • 23
    High Speed CMOS Charge Pump Circuit for PLL Applications Using 90nm CMOS Technology, Middle-East
    • Journal of Scientific Research
    • 2012
    El-Camal, "A new CMOS charge pump for lowvoltage high-speed PLL applications"[C].In: Circuits and Systems, 2003. ISCAS‟03
    • Proceedings of the 2003 International Symposium on,
    • 2003