Fast, flexible, cycle-accurate energy estimation

  title={Fast, flexible, cycle-accurate energy estimation},
  author={Phillip Stanley-Marbell and Michael S. Hsiao},
  journal={ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581)},
  • Phillip Stanley-MarbellM. Hsiao
  • Published 6 August 2001
  • Computer Science
  • ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581)
Designing energy efficient hardware and software systems demands different tools at various levels in the design hierarchy. There is however a dearth of tools to enable investigation and implementation of energy efficient software and hardware architectures. Presented is a fast, flexible, cycle-accurate architectural simulator, Myrmigki, that models a commercial microcontroller and microprocessor family, and enables cycle-accurate power dissipation analyses through a combination of instruction… 

Figures and Tables from this paper

SEA: fast power estimation for micro-architectures

  • P. KallaJ. HenkelX.S. Hu
  • Computer Science
    Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.
  • 2003
This research has resulted in the SEA framework that estimates energy/ power consumed by a software program, taking specific micro-architectural features of the underlying programmable hardware core into consideration, and is capable of reliably estimating the energy/power consumption of future complex SOCs.

A Framework for Modeling and Estimating the Energy Dissipation of VLIW-Based Embedded Systems

The proposed approach has been applied to the Lx family of scalable embedded VLIWprocessors, jointly designed by STMicroelectronics and HPLabs, and demonstrated an average accuracy of 5% of the instruction-level estimation engine with respect to the RTL engine, with an average speed-up of four orders of magnitude.

Design and analysis of a low power VLIW DSP core

  • Chan-Hao ChangDiana Marculescu
  • Computer Science, Engineering
    IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06)
  • 2006
An architecture-level power/performance simulator for a VLIW DSP processor core that provides fast and accurate power estimation for architecture exploration and characterizing the efficiency of compiler-driven power efficient transformations is presented.

Energy macro-modeling of embedded microprocessor using SystemC

An empirical macro-modeling methodology allowing energy modeling at the system level is proposed, which provides support to multiprocessor energy modeling, which is unavailable currently in the instruction-level energy simulators.

Impact of JVM superoperators on energy consumption in resource-constrained embedded systems

The paper evaluates the number of load, store, and computational instructions eliminated by the use of proposed superoperators as compared to a simple interpreter on a set of embedded benchmarks and estimates the total processor/DRAM energy saved by using the JVM.

Sunflower : Full-System, Embedded Microarchitecture Evaluation

It is demonstrated that traditional techniques proposed for simulation speedup can introduce significant error when simulating a combination of computation and analog physical phenomena external to a processor.

HyPE: hybrid power estimation for IP-based systems-on-chip

  • Xun LiuM. Papaefthymiou
  • Computer Science
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2005
A novel power estimation scheme for programmable systems consisting of predesigned datapath and memory components that yields highly accurate estimates within short runtimes by combining high-level simulation with analytical macromodeling of circuit characteristics.

A Hardware Architecture for Dynamic Performance and Energy Adaptation

This paper proposes an architecture for low-power direct-mapped instruction caches, called "history-based tag-comparison (HBTC) cache". The HBTC cache attempts to detect and omit unnecessary tag

SEA: fast power estimation for micro-architectures

This paper reports on the developed soft-core energy analyzer (SEA) framework that is based on an instruction-level power/energy model that hides the design details behind a cycle-accurate instruction- level simulator thus speeding up estimation while providing cycle-level events.

HYPE : A Hybrid Power Estimation Method for Programmable Systems

A novel power estimation scheme for programmable systems consisting of predesigned datapath and memory components is presented and Banach's fixed point theorem is proved that, under certain sufficient conditions on the output macromodels, the iterative procedure always converges to a unique point.



The design and use of simplePower: a cycle-accurate energy estimation tool

This paper uses the use of SimplePower to evaluate the impact of a new selective gated pipeline register optimization, a high-level data transformation and a pow er-conscious post compilation optimization on the datapath, memory and on-chip bus energy, respectively.

Wattch: a framework for architectural-level power analysis and optimizations

Wattch is presented, a framework for analyzing and optimizing microprocessor power dissipation at the architecture-level and opens up the field of power-efficient computing to a wider range of researchers by providing a power evaluation methodology within the portable and familiar SimpleScalar framework.

Cycle-accurate simulation of energy consumption in embedded systems

This paper presents a methodology for cycle-accurate simulation of energy dissipation in embedded systems and compared performance and energy computed by the simulator with measurements in hardware and found them in agreement within a 5% tolerance.

SyCHOSys: Compiled Energy-Performance Cycle Simulation

A structural energy-performance simulation of a pipelined MIPS processor built with SyCHOSys that can track all internal signal node transitions at 16 kHz and is evaluated using a custom datapath circuit.

Power Analysis Of Embedded Software: A First Step Towards Software Power Minimization

A power analysis technique is developed that has been applied to two commercial microprocessors—Intel 486DX2 and Fujitsu SPARClite 934 and can be employed to evaluate the power cost of embedded software and also be used to search the design space in software power optimization.

Embra: fast and flexible machine simulation

The techniques used by Embra to achieve high performance are described, focusing on the requirements unique to machine simulation, including modeling the processor, memory management unit, and caches.

Shade: a fast instruction-set simulator for execution profiling

A tool called Shade is described which combines efficient instruction-set simulation with a flexible, extensible trace generation capability and discusses instruction set emulation in general.

The design and implementation of PowerMill

The design and implementation of the simulator PowerMill is discussed, a novel transistor level simulator for the simulation of current and power behavior in vlsi circuits, capable of simulating detailed current behavior in modern deep-submicron cmos circuits.

SH3: high code density, low power

SH3, a pipelined implementation of the SH architecture with on-chip cache, MMU, and software-programmable power management, is described, which leads to higher performance than typical 32-bit RISC architectures achieve.

Using the SimOS machine simulator to study complex computer systems

This paper identifies two challenges that machine simulators such as SimOS must overcome in order to effectively analyze large complex workloads: handling long workload execution times and collecting data effectively.