Fabrication of three-dimensional IC using `cumulatively bonded IC' (CUBIC) technology

@article{Hayashi1990FabricationOT,
  title={Fabrication of three-dimensional IC using `cumulatively bonded IC' (CUBIC) technology},
  author={Yoshihiro Hayashi and S. Wada and Kiyonori Kajiyana and Ken Oyama and R. Koh and S. Takahashi and Takemitsu Kunio},
  journal={Digest of Technical Papers.1990 Symposium on VLSI Technology},
  year={1990},
  pages={95-96}
}
  • Y. Hayashi, S. Wada, T. Kunio
  • Published 4 June 1990
  • Engineering
  • Digest of Technical Papers.1990 Symposium on VLSI Technology
A technology is proposed for the fabrication of three-dimensional integrated circuits (3D-ICs) having a large number of device layers, referred to as `cumulatively bonded IC' (CUBIC) technology wherein several thin-film devices are bonded cumulatively. The technology was used to fabricate a two-active-layer device having a bulk-Si NMOSFET lower layer and a thinned NMOSFET upper layer. The CUBIC technology, essentially a face-to-back device bonding technology, is applicable to fabricating 3D-ICs… 
View on IEEE
doi.org
22 Citations
Background Citations
2

Figures from this paper

22 Citations

A new 3-D MCM fabrication technology for high-speed chip-to-chip communication: vertically connected thin-film chip (VCTC) technology
A new 3-D MCM fabrication technology referred as "Vertically Connected Thin-film Chip (VCTC)" technology, has been developed. The VCTC process consists of chip thinning by CMP, the thinned-chip…
Creating 3D circuits using transferred films
TLDR
This work has developed an interconnection technology that allows layers to be electrically connected to one another and can be placed anywhere on the die, which gives this technology a unique advantage over other existing 3D interconnect techniques.
A back-to-face silicon layer stacking for three-dimensional integration
We have successfully demonstrated a back-to-face ultra-thin silicon layer stacking based on low temperature wafer bonding and etch-back. This type of silicon layer stacking can be expanded to wafers…
Characteristics of thin-film devices for a stack-type MCM
A stack-type multichip module (MCM) or CUBIC (cumulative bonded IC) is proposed. The CUBIC is composed of thin-film device layers that are only a few micrometers thick stacked vertically and…
3D integration of silicon-on-insulator (SOI) integrated circuits (ICs) for improved performance
Abstract: Three-dimensional integrated circuit, 3D IC, integration is currently being investigated for continuous performance enhancement and functional diversification in future circuits and…
Silicon device thinning using preferential polishing: progress in flatness and electrical properties
'Preferential polishing' is a special Si wafer thinning technology, and by applying preferential polishing to device-fabricated Si wafer thinning, thin film Si devices such as thin film MOSFETs are…
Overlay as the key to drive wafer scale 3D integration
New Excimer Laser Annealing Process for Single-Crystal 3-D Stacked Thin-Film Transistors
Since the concept of 3-D ICs was introduced about twenty years ago [1-6], considerable attention has been paid to 3-D ICs fabrication with silicon-oninsulator (SOI) technology because it enables high…
Aligned wafer bonding: A key to three dimensional microstructures
Successful fabrication of critically aligned three dimensional structures has been achieved by combining precision alignment procedures and techniques for direct silicon bonding. This produces three…
Benefits of vertically stacked integrated circuits for sequential logic
  • M. Reber, R. Tielert
  • Engineering
    1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96
  • 1996
TLDR
This paper investigates problems and solutions of sequential logic circuit design for vertically stacked integrated circuits (VIC) and analyzes a test strategy and a 3-D placement tool for VICs that allows us to generate globally optimized circuit layouts by a 3D arrangement of gates.
...
...