Fabrication of high-quality p-MOSFET in Ge grown heteroepitaxially on Si

  title={Fabrication of high-quality p-MOSFET in Ge grown heteroepitaxially on Si},
  author={A M Nayfeh and Chi On Chui and Takao Yonehara and K. C. Saraswat},
  journal={IEEE Electron Device Letters},
We have successfully demonstrated high-performance p-MOSFETs in germanium grown directly on Si using a novel heteroepitaxial growth technique, which uses multisteps of hydrogen annealing and growth to confine misfit dislocations near the Ge-Si interface, thus not threading to the surface as expected in this 4.2% lattice-mismatched system. We used a low thermal budget process with silicon dioxide on germanium oxynitride (GeO/sub x/N/sub y/) gate dielectric and Si/sub 0.75/Ge/sub 0.25/ gate… CONTINUE READING
Highly Cited
This paper has 32 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 25 extracted citations

Electron Mobility in Junctionless Ge Nanowire NFETs

IEEE Transactions on Electron Devices • 2016
View 1 Excerpt

Single junction GaAs - Ge stacked tandem cell

2014 IEEE 40th Photovoltaic Specialist Conference (PVSC) • 2014
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 14 references

Effects of hydrogen anneal on heteroepitaxial-Ge layers on Si: Surface roughness and electrical quality

A. Nayfeh, C. O. Chui, T. Yonehara, K. C. Saraswat
Appl. Phys. Lett., vol. 85, pp. 2815–2817, 2004. • 2004
View 3 Excerpts

High-speed Germanium-on-SOI lateral PIN photodiodes

IEEE Photonics Technology Letters • 2004
View 1 Excerpt

Scalability and electrical properties of native germanium MOS dielectrics

C. O. Chui, F. Ito, K. C. Saraswat
IEEE Electron Device Lett., vol. 25, no. 9, pp. 613–615, Sep. 2004. • 2004
View 1 Excerpt

Epitaxial silicon and germanium on buried insulator heterostructures and devices

A. Bojarczuk, M. Copel, +4 authors H. Shang
Appl. Phys. Lett., vol. 83, p. 5443, 2003. • 2003
View 1 Excerpt

Epitaxial strained germanium p-MOSFETs with HfO/sub 2/ gate dielectric and TaN gate electrode

IEEE International Electron Devices Meeting 2003 • 2003
View 1 Excerpt

ELTRAN(R): Novel SOI wafer technology

T. Yonehara, K. Sakaguchi
JSAP Int., Jul. 2001, pp. 10–16. • 2001
View 1 Excerpt

Fundamentals of Modern VLSI Devices

Y. Taur, T. H. Ning
View 1 Excerpt

Similar Papers

Loading similar papers…