FPRESSO: Enabling Express Transistor-Level Exploration of FPGA Architectures

@inproceedings{Zgheib2016FPRESSOEE,
  title={FPRESSO: Enabling Express Transistor-Level Exploration of FPGA Architectures},
  author={Grace Zgheib and Manana Lortkipanidze and Muhsen Owaida and David Novo and Paolo Ienne},
  booktitle={FPGA},
  year={2016}
}
In theory, tools like VTR---a retargetable toolchain mapping circuits onto easily-described hypothetical FPGA architectures---could play a key role in the development of wildly innovative FPGA architectures. In practice, however, the experiments that one can conduct with these tools are severely limited by the ability of FPGA architects to produce reliable delay and area models---these depend on transistor-level design techniques which require a different set of skills. In this paper, we… CONTINUE READING
Recent Discussions
This paper has been referenced on Twitter 3 times over the past 90 days. VIEW TWEETS

References

Publications referenced by this paper.
Showing 1-3 of 3 references

An enhanced access and cycle time model for on-chip caches

  • S. J. Wilton, N. P. Jouppi
  • Technical Report WRL-93-5,
  • 1994
Highly Influential
5 Excerpts

Similar Papers

Loading similar papers…