• Corpus ID: 40873390

FPGA with Improved Routability and Robustness in 130nm CMOS with Open-Source CAD Targetability

  title={FPGA with Improved Routability and Robustness in 130nm CMOS with Open-Source CAD Targetability},
  author={Guanshun Yu and Tom Y. Cheng and Blayne Kettlewell and Harrison Liew and Mingoo Seok and Peter R. Kinget},
This paper outlines an FPGA VLSI design methodology that was used to realize a fully functioning FPGA chip in 130nm CMOS with improved routability and memory robustness. The architectural design space exploration and synthesis capability were enabled by the Verilog-to-Routing CAD tool. The capabilities of this tool were extended to enable bitstream generation and deployment. To validate the architecture and bitstream implementation, a Chisel (Constructing Hardware in the Embedded Scala Language… 

Figures and Tables from this paper

VTR 8: High Performance CAD and Customizable FPGA Architecture Modelling

KEVIN E. MURRAY, University of Toronto, Canada OLEG PETELIN, University of Toronto, Canada SHENG ZHONG, University of Toronto, Canada JIA MIN WANG, University of Toronto, Canada MOHAMED ELDAFRAWY,



FPGA routing structures : a novel switch block and depopulated interconnect matrix architectures

A novel switch block is presented that, when used in a realistic FPGA architecture, is more efficient than all previously proposed switch blocks and results in up to 13% fewer transistors in the routing fabric compared to the best previous switch block architectures.

Should FPGAS abandon the pass-gate?

  • Charles ChiassonV. Betz
  • Engineering
    2013 23rd International Conference on Field programmable Logic and Applications
  • 2013
A new FPGA circuit optimization flow is developed and used to investigate the area, delay and power impact of building FPGAs out of transmission gates instead of pass-transistors in a 22nm process, showing that transmission gates with a separate power supply for their gate terminal enable a low-voltage FGPA with 50% less power and good delay.

Testing the Effect of different Switch Box Architectures on Detailed Routing in FPGA

In this paper, the effectiveness of various switch boxes (Subset, Wilton and Universal) in FPGA detailed routing has been tested using a Boolean satisfiability (SAT) based approach.

FPGA switch block layout and evaluation

The traditional Xilinx-style, subset switch block is superior to the other proposed architectures and developed a tractable heuristic that returns the optimal results for small switch blocks, and good results for large switch blocks.

CMOS VLSI Design: A Circuits and Systems Perspective

The authors draw upon extensive industry and classroom experience to introduce todays most advanced and effective chip design practices, and present extensively updated coverage of every key element of VLSI design, and illuminate the latest design challenges with 65 nm process examples.

Chisel: Constructing hardware in a Scala embedded language

Chisel, a new hardware construction language that supports advanced hardware design using highly parameterized generators and layered domain-specific hardware languages, is introduced by embedding Chisel in the Scala programming language, raising the level of hardware design abstraction.

SLC: Split-control Level Converter for dense and stable wide-range voltage conversion

This paper proposes a static level converter operating in the subthreshold regime, called SLC (Split-control Level Converter), using a novel circuit structure that effectively eliminates the high leakage and short circuit currents in previous approaches.

Efficient FPGA acceleration of Convolutional Neural Networks using logical-3D compute array

This paper presents a flexible yet highly efficient 3D neuron array architecture that is a natural fit for convolutional layers and presents the technique to optimize its parameters including on-chip buffer sizes for a given set of resource constraint for modern FPGAs.

Level shifters for high-speed 1 V to 3.3 V interfaces in a 0.13 /spl mu/m Cu-interconnection/low-k CMOS technology

Level shifters for 1.0 V to 3.3 V high-speed interfaces are proposed. Level-up shifter uses zero-Vt 3.3 V NMOSs as voltage clamps to protect 1.0 V NMOS switches from high voltage stress across the

Low-power manycore accelerator for personalized biomedical applications

A low-power, domain-specific manycore accelerator named Power Efficient Nano Clusters (PENC) is proposed to map and execute the kernels of wearable personal health monitoring systems and outperforming all off-the-shelf embedded processing platforms across all studied machine learning classifiers.