FPGA technology mapping: a study of optimality

@article{Ling2005FPGATM,
  title={FPGA technology mapping: a study of optimality},
  author={A. Ling and D. Singh and S. Brown},
  journal={Proceedings. 42nd Design Automation Conference, 2005.},
  year={2005},
  pages={427-432}
}
This paper attempts to quantify the optimality of FPGA technology mapping algorithms. The authors developed an algorithm, based on Boolean satisfiability (SAT), that is able to map a small subcircuit into the smallest possible number of lookup tables (LUTs) needed to realize its functionality. This technique was applied iteratively to small portions of circuits that have already been technology mapped by the best available mapping algorithms for FPGAs. In many cases, the optimal mapping of the… Expand
77 Citations
FPGA technology mapping with encoded libraries andstaged priority cuts
  • 10
  • Highly Influenced
FPGA technology mapping with encoded libraries and staged priority cuts
  • 9
  • Highly Influenced
Improving Bounds for FPGA Logic Minimization
  • 2
  • PDF
FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability
  • A. Ling, D. Singh, S. Brown
  • Computer Science
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2007
  • 18
  • PDF
Post-mapping Topology Rewriting for FPGA Area Minimization
Efficient SAT-based Boolean matching for FPGA technology mapping
  • 56
  • Highly Influenced
  • PDF
Optimality Study of Logic Synthesis for LUT-Based FPGAs
  • J. Cong, Kirill Minkovich
  • Computer Science
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2007
  • 63
  • PDF
Optimality Study of Logic Synthesis for LUT-Based FPGAs
  • 29
  • PDF
New approach of exploiting symmetry in SAT-based Boolean matching for FPGA technology mapping
  • Xiu-Qin Wang, Y. Yang
  • Mathematics, Computer Science
  • Proceedings of 2013 IEEE International Conference on Vehicular Electronics and Safety
  • 2013
  • 2
Exploiting symmetry in SAT-based boolean matching for heterogeneous FPGA technology mapping
  • 27
  • PDF
...
1
2
3
4
5
...