FPGA implementation of a high-resolution time-to-digital converter

@article{Aloisio2007FPGAIO,
  title={FPGA implementation of a high-resolution time-to-digital converter},
  author={Alberto Aloisio and Paolo Branchini and R. Cicalese and Raffaele Giordano and Vincenzo Izzo and Simona Loffredo},
  journal={2007 IEEE Nuclear Science Symposium Conference Record},
  year={2007},
  volume={1},
  pages={504-507}
}
In the past years, precise measurements of time intervals have been realized using methods such as time- stretching, Vernier and delay line. In this paper, we present two high-resolution time-interval measuring system implemented in a SRAM-based FPGA device. The two methods ought to be used for time interpolation within the system clock cycle. In the first method, dedicated carry lines are used to perform fine time measurement, while in the second one a differential tapped delay line is used… CONTINUE READING
Highly Cited
This paper has 27 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 17 extracted citations

An 8.5-ps Two-Stage Vernier Delay-Line Loop Shrinking Time-to-Digital Converter in 130-nm Flash FPGA

IEEE Transactions on Instrumentation and Measurement • 2018
View 6 Excerpts
Highly Influenced

Combining BOUNCE and X-ORCA: Improving their real-world utility

Microprocessors and Microsystems - Embedded Hardware Design • 2015
View 1 Excerpt

FPGA based TDC using Virtex-4 ISERDES blocks

IEEE Nuclear Science Symposuim & Medical Imaging Conference • 2010
View 1 Excerpt

Self-Test and Adaptation for Random Variations in Reliability

2010 International Conference on Field Programmable Logic and Applications • 2010
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-4 of 4 references

Field programmable gate array time counter with two-stage interpolation

R. Szymanowski, J. Kalisz
Rev. Sci. Instrum., vol. 76, 2005. 045 104. • 2005
View 3 Excerpts
Highly Influenced

Firmware-only implementation of time-to-digital converter (TDC) in field-programmable gate array (FPGA)

2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515) • 2003
View 1 Excerpt

Field programmable gate array based time-to-digital converter with 200-ps resolution

J. Kalisz, R. Szplet, A. Poniecki
IEEE Trans. Instrum. Meas., vol. 46, no. 1, pp. 51–55, Feb. 1997. • 1997
View 1 Excerpt

Similar Papers

Loading similar papers…