FPGA-based Digital Phase-Sensitive Demodulator for EIT System

@article{Ge2007FPGAbasedDP,
  title={FPGA-based Digital Phase-Sensitive Demodulator for EIT System},
  author={Kou Ge and Rong Lifeng},
  journal={2007 8th International Conference on Electronic Measurement and Instruments},
  year={2007},
  pages={4-845-4-848}
}
  • Kou Ge, Rong Lifeng
  • Published 2007 in
    2007 8th International Conference on Electronic…
Electrical impedance tomography (EIT) requires high precision voltage measurement to reconstruct image. In this paper a novel FPGA-based digital phase-sensitive demodulator designed for EIT system is put forward. Unlike the traditional analog multiplier demodulator of poor dynamic behavior and high noise, the digital demodulation is used to obtain both in-phase and quadrature components of the voltage signal with high SNR, high data precision and high demodulation speed. This paper first… CONTINUE READING

Citations

Publications citing this paper.

References

Publications referenced by this paper.
Showing 1-4 of 4 references

EIT Methods, History and Application

  • David S Holder
  • Bristol and Philadelphia: IOP Publishing LTD,
  • 2005
1 Excerpt

Research on analog demodulation techniques of bio-electrical impedance measurements

  • You Fusheng, Dong Xiuzhen, Shi Xuetao
  • Beijing Biomedical Engineering,
  • 2004
1 Excerpt

Digital phase-sensitive demodulator for electrical impedance tomography

  • Tong In Oh, Jeong Whan Lee
  • Proceedings of the 25th Annual International…
  • 2003

Similar Papers

Loading similar papers…