FPGA Intrinsic PUFs and Their Use for IP Protection

@inproceedings{Guajardo2007FPGAIP,
  title={FPGA Intrinsic PUFs and Their Use for IP Protection},
  author={Jorge Guajardo and Sandeep S. Kumar and Geert Jan Schrijen and Pim Tuyls},
  booktitle={CHES},
  year={2007}
}
In recent years, IP protection of FPGA hardware designs has become a requirement for many IP vendors. In [34], Simpson and Schaumont proposed a fundamentally different approach to IP protection on FPGAs based on the use of Physical Unclonable Functions (PUFs). Their work only assumes the existence of a PUF on the FPGAs without actually proposing a PUF construction. In this paper, we propose new protocols for the IP protection problem on FPGAs and provide the first construction of a PUF… Expand
Physical Unclonable Functions and Public-Key Crypto for FPGA IP Protection
TLDR
New protocols for the IP protection problem on FPGAs based on public-key (PK) cryptography are proposed, the advantages and costs of such an approach are analyzed, and a PUF intrinsic to current FPG as based on SRAM properties is described. Expand
Extended abstract: The butterfly PUF protecting IP on every FPGA
TLDR
A new PUF structure called the butterfly PUF that can be used on all types of FPGAs is proposed and experimental results showing their identification and key generation capabilities are presented. Expand
Design and Implementation of a Delay-Based PUF for FPGA IP Protection
  • Jiliang Zhang, Qiang Wu, +4 authors G. Qu
  • Computer Science
  • 2013 International Conference on Computer-Aided Design and Computer Graphics
  • 2013
TLDR
A delay-based PUF using the intrinsic structure of FPGA (look-up table and multiplexer) is presented and the experimental results show its high uniqueness and reliability. Expand
Combining PUF with RLUTs
TLDR
A two-party IP protection scheme combining the re-configurable look-up table primitive of modern FPGAs with physically unclonable functions (PUF) and the assumption that the FPGA vendor provides the assurance of confidentiality and integrity of the developed IP is proposed. Expand
The Monte Carlo PUF
TLDR
A new delay-based PUF construction called Monte Carlo PUF, that does not require low-level placement and routing control, that relies on the on-chip Monte Carlo method for measuring the delays of logic elements in order to extract a unique device fingerprint. Expand
A PUF design for secure FPGA-based embedded systems
  • J. Anderson
  • Engineering, Computer Science
  • 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)
  • 2010
The concept of having an integrated circuit (IC) generate its own unique digital signature has broad application in areas such as embedded systems security, and IP/IC counter-piracy. PhysicallyExpand
FPGA PUF Based on Programmable LUT Delays
TLDR
In this design the internal variations of FPGA Look-Up Tables are exploited to generate a PUF response and stability is compared with the state of the art reported in literature to date. Expand
An Analysis of Delay Based PUF Implementations on FPGA
TLDR
The conclusions are that arbiter and butterfly PUF architectures are ill suited for FPGAs, because delay skew due to routing asymmetry is over 10 times higher than the random variation due to manufacturing process. Expand
Improved Reliability of FPGA-Based PUF Identification Generator Design
TLDR
An efficient, lightweight, and scalable PUF identification (ID) generator circuit that offers a compact design with good uniqueness and reliability properties and is specifically designed for FPGAs and the proposed post-characterisation method can be generally used for any FPGA-based PUF designs. Expand
Compact Implementations of FPGA-based PUFs with Enhanced Performance
  • N. Anandakumar, M. Hashmi, S. Sanadhya
  • Engineering, Computer Science
  • 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID)
  • 2017
TLDR
The proposed schemes provide very competitive area trade-offs and effectively enable smallest FPGA implementations, reported so far, of RS-LPUF, RO- PUF, and A-PUF respectively. Expand
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 57 REFERENCES
Physical Unclonable Functions and Public-Key Crypto for FPGA IP Protection
TLDR
New protocols for the IP protection problem on FPGAs based on public-key (PK) cryptography are proposed, the advantages and costs of such an approach are analyzed, and a PUF intrinsic to current FPG as based on SRAM properties is described. Expand
Offline Hardware/Software Authentication for Reconfigurable Platforms
TLDR
This work describes an offline authentication scheme for IP modules that implements mutual authentication of the IP modules and the hardware platform, and enables it to provide authentication and integrity assurances to both the system developer and IP provider. Expand
Silicon physical random functions
TLDR
It is argued that a complex integrated circuit can be viewed as a silicon PUF and a technique to identify and authenticate individual integrated circuits (ICs) is described. Expand
Cryptographic rights management of FPGA intellectual property cores
  • T. Kean
  • Computer Science
  • FPGA '02
  • 2002
TLDR
In order to match the IP core business model to the low to medium volume applications addressed by FPGA customers it is important to develop cryptographic techniques which allow IP core vendors to sell their product on a pay-per-use basis rather than through up-front license fees. Expand
Extracting secret keys from integrated circuits
TLDR
It is shown that arbiter-based PUFs are realizable and well suited to build key-cards that need to be resistant to physical attacks and to be identified securely and reliably over a practical range of environmental variations such as temperature and power supply voltage. Expand
Watermarking techniques for intellectual property protection
  • A. Kahng, J. Lach, +6 authors Gregory Wolfe
  • Computer Science, Engineering
  • Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175)
  • 1998
Digital system designs are the product of valuable effort and know-how. Their embodiments, from software and HDL program down to device-level netlist and mask data, represent carefully guardedExpand
Controlled physical random functions
TLDR
Controlled physical random functions (CPUFs) are introduced which are PUFs that can only be accessed via an algorithm that is physically bound to the PUF in an inseparable way. Expand
Read-Proof Hardware from Protective Coatings
TLDR
An implementation of read-proof hardware that is resistant against invasive attacks is developed and experimental evidence is given that an invasive attack on an IC equipped with this coating, reveals only a small amount of information on the key. Expand
Cryptographic Hardware and Embedded Systems - CHES 2006, 8th International Workshop, Yokohama, Japan, October 10-13, 2006, Proceedings
TLDR
This paper discusses the design and implementation of Elliptic Curve Cryptography on an 8051 Microcontroller, and the challenges for Trusted Computing in implementing such a system. Expand
Robust Key Extraction from Physical Uncloneable Functions
TLDR
A number of methods are presented that improve the robustness of bit-string extraction from noisy PUF measurements in general and in particular for optical PUFs. Expand
...
1
2
3
4
5
...