Corpus ID: 13817338

FPGA Implementation of Low-Area Floating Point Multiplier Using Vedic Mathematics

@inproceedings{Teja2013FPGAIO,
  title={FPGA Implementation of Low-Area Floating Point Multiplier Using Vedic Mathematics},
  author={R. Teja and A. Madhusudhan},
  year={2013}
}
In this paper we describe an efficient implementation of an IEEE 754 single precision floating point multiplier using vedic mathematics .The purpose of using vedic mathematics is due to increase in the number of partial products in normal multiplication process ,with using vedic mathematics partial products can be reduced so that the area and power constraints of the floating point multiplier can be reduced efficiently. Keywords-floatingpoint; multiplication, FPGA, Nikhilamsutra, Radix… Expand

Figures from this paper

Design of Vedic IEEE 754 floating point multiplier
  • Soumya Havaldar, K. Gurumurthy
  • Computer Science
  • 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)
  • 2016
An efficient floating point multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm
  • S. Arish, R. K. Sharma
  • Computer Science
  • 2015 International Conference on Signal Processing and Communication (ICSC)
  • 2015
FPGA implementation of delay optimized single precision floating point multiplier
  • K. Paldurai, K. Hariharan
  • Computer Science
  • 2015 International Conference on Advanced Computing and Communication Systems
  • 2015
Floating Point Engine using VHDL
Run-time reconfigurable multi-precision floating point multiplier design for high speed, low-power applications
  • S. Arish, R. K. Sharma
  • Computer Science, Engineering
  • 2015 2nd International Conference on Signal Processing and Integrated Networks (SPIN)
  • 2015
An efficient binary multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm
  • S. Arish, R. K. Sharma
  • Computer Science
  • 2015 Global Conference on Communication Technologies (GCCT)
  • 2015
VLSI implementation of bit serial architecture based multiplier in floating point arithmetic
  • Jitesh R. Shinde, S. Salankar
  • Computer Science
  • 2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)
  • 2015
...
1
2
...

References

SHOWING 1-8 OF 8 REFERENCES
Implementation of IEEE single precision floating point addition and multiplication on FPGAs
Parameterised floating-point arithmetic on FPGAs
  • A. Jaenicke, W. Luk
  • Computer Science
  • 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221)
  • 2001
Field programmable gate arrays and floating point arithmetic
Parameterisable floating-point operations on FPGA
  • B. Lee, N. Burgess
  • Computer Science
  • Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002.
  • 2002
DesignChecker User Guide
  • HDL Designer Series 2010.2a, Mentor Graphics
  • 2010
Precision® Synthesis User"s Manual
  • Precision RTL plus 2010a update
  • 2010
ARadhika pavan kumar UCS Saiprasad Goud A FPGA implementation of highspeed 8-bit vedic multiplier using barrel shifter