FPGA Implementation of EM Algorithm for 3D CT Reconstruction

  title={FPGA Implementation of EM Algorithm for 3D CT Reconstruction},
  author={Young Kyu Choi and Jason Cong and Di Wu},
  journal={2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines},
  • Y. K. Choi, J. Cong, Di Wu
  • Published 2014
  • Computer Science
  • 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines
Although the expectation maximization (EM)based 3D computed tomography (CT) reconstruction algorithm lowers radiation exposure, its long execution time hinders practical usage. To accelerate this process, we introduce a novel external memory bandwidth reduction strategy by reusing both the sinogram and the voxel intensity. Also, a customized computing engine based on field-programmable gate array (FPGA) is presented to increase the effective memory bandwidth. Experiments on actual patient data… 

Figures and Tables from this paper

FPGA acceleration by asynchronous parallelization for simultaneous image reconstruction and segmentation based on the Mumford-Shah regularization
An asynchronous ray-parallel algorithm of the SRS method and accelerate it using field-programmable gate array (FPGA) devices, which drastically improves the energy efficiency and results show that the FPGA implementation achieves a 1:2× speedup with an energy efficiency as great as 58×, over the GPU implementation.
Application of FPGA in Process Tomography Systems
The focus of this paper will be to investigate the performance of the FPGA with respect to various tomography systems and comparison to other similar technologies including the Application Specific Integrated Circuit (ASIC), Graphics Processing Unit (GPU) and the microcontroller.
FPGA technology in process tomography
The aims of this paper are to provide a review of the process tomography applications employing field programmable gate arrays (FPGA) and to understand current FPGA related researches, in order to
FPGA-Based Acceleration of Expectation Maximization Algorithm Using High-Level Synthesis
An optimized implementation of EM algorithm on Stratix V and Arria 10 FPGAs using Intel FPGA Software Development Kit (SDK) for Open Computing Language (OpenCL).
FPGA HLS Today: Successes, Challenges, and Opportunities
The progress of the deployment of HLS technology is assessed and the successes in several application domains are highlighted, including deep learning, video transcoding, graph processing, and genome sequencing.
Application-Specific Memory Subsystems
This dissertation shows that it is possible to create application-specific memory subsystems that provide much better performance than a general-purpose memory subsystem, and shows a way to discover suchmemory subsystems automatically using a superoptimization technique on memory address traces gathered from applications.
Superoptimizing Memory Subsystems for Multiple Objectives
We consider the automatic determination of application-specific memory subsystems via superoptimization, with the goals of reducing memory access time and of minimizing writes. The latter goal is of


Rapid emission tomography reconstruction
This work presents a novel hardware implementation for volume rendering emission data without loss of accuracy and achieves speedups of over eight times current software implementation, while reducing the RAM required to practical amounts for today's PC's.
Fast cone-beam CT image reconstruction using GPU hardware
This paper implements Feldkamp-Davis-Kress (FDK) algorithm on commodity GPU using an acceleration scheme that saves the copy time, and the combination of z-axis symmetry and multiple render targets (MRTs) reduces the computational cost on the geometry mapping between slices to be reconstructed and projection views.
A Hybrid Architecture for Compressive Sensing 3-D CT Reconstruction
A new compressive sensing 3-D image reconstruction algorithm based on expectation maximization and total variation, termed EM+TV, is described and a promising hybrid architecture implementation for this algorithm involving the combination of a CPU, GPU, and FPGA is introduced.
Fast ray-tracing technique to calculate line integral paths in voxel arrays
  • Hua-Xia Zhao, A. Reader
  • Physics
    2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515)
  • 2003
The ray-driven projection and back-projection methods, frequently represented as calculating the path of line integration through a pixel or voxel space, are widely applied in various imaging
High-Performance Heterogeneous Computing with the Convey HC-1
  • J. Bakos
  • Computer Science
    Computing in Science & Engineering
  • 2010
Unlike other socket-based reconfigurable coprocessors, the Convey HC-1 contains nearly 40 field-programmable gate arrays, scatter-gather memory modules, a high-capacity crossbar switch, and a fully
Maximum likelihood from incomplete data via the EM - algorithm plus discussions on the paper
Vibratory power unit for vibrating conveyers and screens comprising an asynchronous polyphase motor, at least one pair of associated unbalanced masses disposed on the shaft of said motor, with the
Reader . Fast raytracing technique to calculate line integral paths in voxel arrays
  • J . X - Ray Science and Technology
  • 2008