FC-Min: a fast multi-output Boolean minimizer

@article{Fiser2003FCMinAF,
  title={FC-Min: a fast multi-output Boolean minimizer},
  author={Petr Fiser and Jan Hlavicka and Hana Kubatova},
  journal={Euromicro Symposium on Digital System Design, 2003. Proceedings.},
  year={2003},
  pages={451-454}
}
We present a novel heuristic algorithm for two-level Boolean minimization. In contrast to the other approaches, the proposed method firstly finds the coverage of the on-sets and from that it derives the group implicants. No prime implicants of the single functions are being computed; only the necessary implicants needed to cover the on-sets are produced. This reverse approach makes the algorithm extremely fast and minimizes the memory demands. It is most efficient for functions with a large… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.
8 Citations
14 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-10 of 14 references

Logic minimization algorithms for VLSI synthesis

  • R. K. Brayton
  • 1984
Highly Influential
13 Excerpts

Logic Synthesis and Optimization Benchmarks User Guide

  • S. Yang
  • Technical Report 1991-IWLS-UG-Saeyang, MCNC…
  • 1991
1 Excerpt

Similar Papers

Loading similar papers…