FAST: A framework of accurate SER-estimation at transistor-level for logic circuits

Abstract

With the development of VLSI technology, logic circuits are becoming more and more vulnerable to soft errors due to particle hits. In order to guide reliable logic circuit design, it is important to develop efficient tools for soft error rate estimation. In this paper, we present a framework FAST for accurate SER estimation in logic circuits. FAST models… (More)

3 Figures and Tables

Topics

  • Presentations referencing similar topics