F-Scan: A DFT Method for Functional Scan at RTL


Due to the difficulty of test pattern generation for sequential circuits, several design-for-testability (DFT) approaches have been proposed. An improvement to these current approaches is needed to cater to the requirements of today’s more complicated chips. This paper introduces a new DFT method applicable to high-level description of circuits, which… (More)

12 Figures and Tables


  • Presentations referencing similar topics