Extreme scaling with ultra-thin Si channel MOSFETs

  title={Extreme scaling with ultra-thin Si channel MOSFETs},
  author={B. Doris and M. Ieong and T. Kanarsky and Y. Zhang and R. Roy and O. Dokumaci and Z. Ren and F. Jamin and L. Shi and W. Natzle and Hsiang-Jen Huang and J. Mezzapelle and A. Mocuta and S. Womack and M. Gribelyuk and E. Jones and R. J. Miller and H.-S.P. Wong and W. Haensch},
  journal={Digest. International Electron Devices Meeting,},
We examine the scaling limits for planar single gate technology using the ultra-thin Si channel MOSFET. Characteristics for extreme scaled devices with physical gate lengths down to 6 nm and SOI channels as thin as 4 nm are presented. For the first time, we report ring oscillators with 26 nm gate lengths and ultra-thin Si channels. 

Figures from this paper

Doping challenges in exploratory devices for high performance logic
  • E. Jones
  • Materials Science
  • Ion Implantation Technology. 2002. Proceedings of the 14th International Conference on
  • 2002
This paper presents an outlook for doping processes in high performance logic as new device structures and materials are introduced with the hope of continuing CMOS device performance improvementsExpand
Low-Field Electron Mobility Model for Ultrathin-Body SOI and Double-Gate MOSFETs With Extremely Small Silicon Thicknesses
A number of experiments have recently appeared in the literature that extensively investigate the silicon-thickness dependence of the low-field carrier mobility in ultrathin-body silicon-on-insulatorExpand
Extremely scaled silicon nano-CMOS devices
Silicon-based CMOS technology can be scaled well into the nanometer regime. High-performance, planar, ultrathin-body devices fabricated on silicon-on-insulator substrates have been demonstrated downExpand
Design guideline for minimum channel length in silicon-on-insulator (SOI) MOSFET
This brief proposes a preliminary design guideline for the minimum channel length in silicon-on-insulator (SOI) MOSFETs that is based on simulations of device characteristics. The simulations examineExpand
Scaling planar silicon devices
The generation-over-generation scaling of critical CMOS technology parameters is ultimately bound by nonscalable limitations, such as the thermal voltage and the elementary electronic charge.Expand
Silicon MOSFETs for ULSI: Scaling CMOS to Nanoscale
As complementary metal-oxide semiconductor (CMOS) technology nodes continue to scale beyond 32 nm, it becomes increasingly challenging to shrink the conventional Si planar transistor due to severalExpand
Subthreshold characteristics of p-type triple-gate MOSFETs
The fabrication and characterization of triple-gate p-type metal-oxide semiconductor field effect transistors (p-MOSFETs) on SOI material with multiple channels is described. To demonstrate theExpand
Subthreshold behavior of triple-gate MOSFETs on SOI material
The fabrication of n-type multi-wire MOSFETs on SOI material with triple-gate structures is presented. The output and transfer characteristics of devices with a gate length of 70 nm and a MESA widthExpand
Fundamentals of Ultra-Thin-Body MOSFETs and FinFETs
This paper presents a detailed description of the physical constants and unique features of UTB MOSFETs as well as a comparison of these constants with those of FinFets. Expand
A review on SOI MOSFET and kink reduction using selective back oxide structure
This paper deals with further scaling of SOI devices, its advantages and reduction of kink effect in SOI MOSFET using SELBOX Structure using Silvaco TCAD tools. Expand


Nanoscale ultrathin body PMOSFETs with raised selective germanium source/drain
Nanoscale ultrathin body (UTB) p-channel MOSFETs with body thickness down to 4 nm and raised source and drain (S/D) using selectively deposited Ge are demonstrated for the first time. Devices withExpand