Externally Assembled Gate-All-Around Carbon Nanotube Field-Effect Transistor

  title={Externally Assembled Gate-All-Around Carbon Nanotube Field-Effect Transistor},
  author={Zhihong Chen and Damon B. Farmer and Sheng Xu and Roy G. Gordon and Phaedon Avouris and Joerg Appenzeller},
  journal={IEEE Electron Device Letters},
In this letter, we demonstrate a gate-all-around single-wall carbon nanotube field-effect transistor. This is the first successful experimental implementation of an off-chip gate and gate-dielectric assembly with subsequent deposition on a suitable substrate. The fabrication process and device measurements are discussed in the letter. We also argue in how far charges in the gate oxide are responsible for the observed nonideal device performance. 

Figures from this paper

Scalable and fully self-aligned n-type carbon nanotube transistors with gate-all-around

While proven to provide high performance at sub-10 nm lengths, carbon nanotube (CNT) field-effect transistors (FETs) typically employ impractical gate geometries. Here we demonstrate fully

Carbon nanotube complementary wrap-gate transistors.

CNT transistors with self-aligned gates scaled down to 20 nm in the ideal gate-all-around geometry are reported and demonstrate that scalable digital switches with realistic technological potential can be achieved with carbon nanotubes.

The effects of elliptical gate cross section on carbon nanotube gate-all-around field effect transistor

In this paper, the gate-all-around carbon nanotube field effect transistor (FET) with elliptical shaped gate is studied with numerical simulation to explore the gate dielectric variation effects. The

Fabrication and Characterization of Carbon Nanotube Random Network Transistors

A solution-processable technique combining drop-casting and shadow-mask deposition was developed for the fabrication of field-effect transistors based on carbon nanotube random networks. The proposed

Carbon Nano Tubes in Field Effect of Transistor

Carbon Nanotube Field Effect Transistors (CNTFET) are promising nano-scaled devices for implementing high performance very dense and low power circuits. A Carbon Nanotube Field Effect Transistor

Carbon nanotubes for VLSI: Interconnect and transistor applications

High-performance p- and n-type CNT-FETs and CMOS inverters with stability in air have been realized and a Si-process compatible technique to control carrier polarity of Single-walled CNT (SWNT) FETs is reported.

Defining and overcoming the contact resistance challenge in scaled carbon nanotube transistors

In this work, we define the relevant aspects of a CNTFET contact and the corresponding resistances, putting them into the proper context for a sub-10 nm technology node. Also, new results on the use

Graphene nanoribbon field-effect transistors on wafer-scale epitaxial graphene on SiC substrates a

We report the realization of top-gated graphene nanoribbon field effect transistors (GNRFETs) of ∼10 nm width on large-area epitaxial graphene exhibiting the opening of a band gap of ∼0.14 eV.

Variability in carbon nanotube transistors: improving device-to-device consistency.

Compared to passivating only the supporting substrate, covering the nanotube channel proves highly effective and robust at improving device-to-device consistency-hysteresis and threshold voltage variation are reduced by an average of 84 and 53%, respectively.

Performance Optimization of Conventional MOS-Like Carbon Nanotube-FETs Based on Dual-Gate-Material

The simulation results show that this novel device design can not only reduce the ambipolar conductance and increase the available ON-OFF current ratio but also decrease the average sub-threshold swing, which are all very desirable in circuit design to reduce the system power and improve the working frequency.



Carbon Nanotubes for High-Performance Electronics—Progress and Prospect

By understanding the unique capabilities of carbon nanotubes and using them in unconventional designs, novel nanoelectronic applications may become feasible and much better control of materials quality must be obtained, and new fabrication processes must be developed before such applications can be realized.

Comparing carbon nanotube transistors - the ideal choice: a novel tunneling device design

Three different carbon nanotube (CN) field-effect transistor (CNFET) designs are compared by simulation and experiment. While a C-CNFET with a doping profile similar to a "conventional" (referred to

Assessment of high-frequency performance potential of carbon nanotube transistors

Self-consistent quantum simulations are used to explore the high-frequency performance potential of carbon nantube field-effect transistors (CNTFETs). The cutoff frequency expected for a recently

Atomic layer deposition on suspended single-walled carbon nanotubes via gas-phase noncovalent functionalization.

Alternating exposures of nitrogen dioxide gas and trimethylaluminum vapor are shown to functionalize the surfaces of single-walled carbon nanotubes with a self-limited monolayer, which allows for the creation of coaxial nanotube structures of multiple materials with precisely controlled diameters.

Silicon-on-insulator 'gate-all-around' MOS device

The total-dose radiation hardness of MOS devices is roughly inversely proportional to the square of the thickness of the oxide layers in contact with the silicon. In SOI (silicon-on-insulator)

DNA functionalization of carbon nanotubes for ultrathin atomic layer deposition of high kappa dielectrics for nanotube transistors with 60 mV/decade switching.

By noncovalent functionalization of SWNTs with poly-T DNA molecules (dT40-DNA), one can impart functional groups of sufficient density and stability for uniform and conformal ALD of high kappa dielectrics on SW NTs with thickness down to 2-3 nm, which enables approaching the ultimate vertical scaling limit of nanotube FETs and reliably achieving S approximately 60 mV/decade at room temperature.

Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs

Short-channel effects in fully-depleted double-gate (DG) and cylindrical, surrounding-gate (Cyl) MOSFETs are governed by the electrostatic potential as confined by the gates, and thus by the device