Exposed Layouts of the Butterfly Network

  title={Exposed Layouts of the Butterfly Network},
  author={Ami Litman},
  journal={Journal of Interconnection Networks},
This work studies layouts of the Butterfly network under the restriction that its input and output vertices are exposed, that is, are placed on the boundary of the grid. Avior et al. have shown that the minimal area of a layout of the n-input Butterfly, without the above restriction, is (1 + o(l))n . The effect of this restriction on the area was left as an open question. This paper reveals that exposing the input and output vertices is essentially free. That is, it presents an exposed layout… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.

Explore Further: Topics Discussed in This Paper


Publications citing this paper.


Publications referenced by this paper.
Showing 1-10 of 12 references

Some Improved Layouts for Interconnection Networks, Ph.D. Thesis, Technion - Israel Institute of Technology

A. Kupershtok
View 1 Excerpt

Introduction to Parallel Algorithms and Architectures

F. T. Leighton

D ow nl oa de d fr om w w w .w or ld sc ie nt if ic .c om by N A N Y A N G T E C H N O L O G IC A L U N IV E R SI T

J. D. Ullman
Computational Aspects of VLSI, • 1984

On Routing Two-Point Nets Across a Channel

19th Design Automation Conference • 1982
View 1 Excerpt

Similar Papers

Loading similar papers…