• Corpus ID: 7928645

Exploring an AES Crypto-processor Design Using a Secure Asynchronous Toolset

  title={Exploring an AES Crypto-processor Design Using a Secure Asynchronous Toolset},
  author={Seyedeh Pardis Miri and Behnam Ghavami and Mehrdad Najibi and Hossein Pedram},
Asynchronous circuit design techniques, especially balanced, finely-grained pipelines are able to play a key role, particularly in making hardware designs inherently resistant to side-channel attacks.In this paper, the asynchronous design of the AES cryptoprocessor is elaborated. Having the asynchronous processor being synthesized by an automatic tool for synthesizing asynchronous circuits, full functional test at various levels of design was performed. The Results have shown that the… 

Figures from this paper

An Automatic Design Flow for Implementation of Side Channel Attacks Resistant Crypto-Chips

A fully automated secure design flow and a set of secure library cells resistant to power analysis and fault injection attacks are introduced for QDI asynchronous circuits and show that using this scheme is approximately 5.62 times more balanced than the best cells designed using previous synchronous balancing methods.

Robust Codes for Fault Attack Resistant Cryptographic Hardware

This work proposes an architecture based on robust nonlinear systematic (n,k)-error-detecting codes which offer advantages over linear codes since they are capable of providing uniform error detecting coverage independently of the error distributions.

Improving smart card security using self-timed circuits

We demonstrate how 1-of-n encoded speed-independent circuits provide a good framework for constructing smart card functions that are resistant to side channel attacks and fault injection. A novel

Principles of Asynchronous Circuit Design: A Systems Perspective

Industrial designers with a background in conventional (clocked) design to be able to understand asynchronous design sufficiently to assess what it has to offer and whether it might be advantageous in their next design task.

Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction

In this paper, we show how to use Verilog HDL along with PLI (Programming Language Interface) to model asynchronous circuits at the behavioral level by implementing CSP (Communicating Sequential

ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smart Cards

It is shown that the electromagnetic attack obtains at least the same result as power consumption and consequently must be carefuly taken into account.

“Differential Power Analysis,” in Proc.19th Intl

    Advances in Cryptology Conference-CRYPTO’99, Aug
  • 1999

Attacks on Implementations of Diffe- Hellman, RSA, DSS and Other Systems,”

    in Proc. 16th Intl. Advances in Cryptology Conference-CRYPTO’96,
  • 1996

Jun, “Differential Power Analysis

    Proc.19th Intl. Advances in Cryptology Conference-CRYPTO’99
  • 1999

Hardware-level mitigation and DPA countermeasures for Cryptogra phic devices

    Hardware-level mitigation and DPA countermeasures for Cryptogra phic devices