Exploring Many-Core Design Templates for FPGAs and ASICs

@article{Lebedev2012ExploringMD,
  title={Exploring Many-Core Design Templates for FPGAs and ASICs},
  author={Ilia A. Lebedev and Christopher W. Fletcher and Shaoyi Cheng and James Martin and Austin Doupnik and Daniel Burke and Mingjie Lin and John Wawrzynek},
  journal={Int. J. Reconfig. Comp.},
  year={2012},
  volume={2012},
  pages={439141:1-439141:15}
}
We present a highly productive approach to hardware design based on a many-core microarchitectural template used to implement compute-bound applications expressed in a high-level data-parallel language such as OpenCL. The template is customized on a per-application basis via a range of high-level parameters such as the interconnect topology or processing element architecture. The key benefits of this approach are that it (i) allows programmers to express parallelism through an API defined in a… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-10 of 21 references

Gatelib: a library for hardware and software research

  • G. Gibeling
  • Tech. Rep., 2010.
  • 2010
Highly Influential
4 Excerpts

OpenRCL: from sea-of-gates to sea-of-cores

  • M. Lin, I. Lebedev, J. Wawrzynek
  • Proceedings of the 20th IEEE International…
  • 2010
1 Excerpt

C-to-hdl

  • Wikipedia
  • November 2009, http://en.wikipedia. org/wiki/C to…
  • 2009
1 Excerpt

Similar Papers

Loading similar papers…