Exploiting parallelism and structure to accelerate the simulation of chip multi-processors

  title={Exploiting parallelism and structure to accelerate the simulation of chip multi-processors},
  author={David A. Penry and Dan Fay and David Hodgdon and Ryan Wells and Graham Schelle and David I. August and Daniel A. Connors},
  journal={The Twelfth International Symposium on High-Performance Computer Architecture, 2006.},
Simulation is an important means of evaluating new microarchitectures. Current trends toward chip multiprocessors (CMPs) try the ability of designers to develop efficient simulators. CMP simulation speed can be improved by exploiting parallelism in the CMP simulation model. This may be done by either running the simulation on multiple processors or by integrating multiple processors into the simulation to replace simulated processors. Doing so usually requires tedious manual parallelization or… CONTINUE READING
Highly Cited
This paper has 89 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 60 extracted citations

90 Citations

Citations per Year
Semantic Scholar estimates that this publication has 90 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 21 references

A flexible architecture for simulation and testing (FAST) multiprocessors systems

  • J. D. Davis, L. Hammond, K. Olukotun
  • In In Workshop on Architecture Research Using…
  • 2005
1 Excerpt

FAST: FPGA-based acceleration of simulator timing models

  • D. Chiou
  • In Workshop on Architecture Research Using FPGA…
  • 2005
1 Excerpt

Simulating a chip multiprocessor with a symmetric multiprocessor

  • K. C. Barr, R. Matas-Navarro, C. Weaver, T. Juan, J. Emer
  • In Boston Area Architecture Workshop,
  • 2005
1 Excerpt

High-level modeling and FPGA prototyping of microprocessors

  • J. Ray, J. C. Hoe
  • Proceedings of the 2003 ACM/SIGDA Eleventh…
  • 2003
1 Excerpt

Similar Papers

Loading similar papers…