Exploiting Schedule Slacks for Rate-Optimal Power-Minimum Software Pipelining


Increasing power consumption in high performance processors and the proliferation of embedded systems demand new compiler techniques geared toward both high performance and low power. Software pipelining, an effective compiler optimization to exploit instruction level parallelism across loop iterations, has been studied extensively. However, previous… (More)


7 Figures and Tables