Exploiting Programmable BIST For The Diagnosis of Embedded Memory Cores

@inproceedings{Appello2003ExploitingPB,
  title={Exploiting Programmable BIST For The Diagnosis of Embedded Memory Cores},
  author={Davide Appello and Paolo Bernardi and Alessandra Fudoli and Maurizio Rebaudengo and Matteo Sonza Reorda and Vincenzo Tancorre and Massimo Violante},
  booktitle={ITC},
  year={2003}
}
This paper addresses the issue of testing and diagnosing a memory core embedded in a complex SOC. The proposed solution is based on a P1500-compliant wrapper that follows a programmable BIST approach and is able to support both testing and diagnosis. Experimental results are provided allowing to evaluate the benefits and limitations of the adopted solution and to compare it with previously proposed ones. The solution takes into account several constraints existing in an industrial environment… CONTINUE READING
Highly Cited
This paper has 45 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Explore Further: Topics Discussed in This Paper

Citations

Publications citing this paper.
Showing 1-10 of 28 extracted citations

Innovative Techniques for Testing and Diagnosing SoCs

M. S C. M AURICIO D E C ARVALHO F EBRUARY
2015
View 20 Excerpts
Highly Influenced

Full-speed field-programmable memory BIST architecture

IEEE International Conference on Test, 2005. • 2005
View 6 Excerpts
Highly Influenced

Single-instruction based programmable memory BIST for testing embedded DRAM

2009 International Symposium on VLSI Design, Automation and Test • 2009
View 12 Excerpts
Highly Influenced

Built in Defect Prognosis for Embedded Memories

2007 IEEE Design and Diagnostics of Electronic Circuits and Systems • 2007
View 5 Excerpts
Highly Influenced

A Hybrid Flow for Memory Failure Bitmap Classification

2012 IEEE 21st Asian Test Symposium • 2012
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-10 of 20 references

A P1500 compliant architecture for BIST-based Diagnosis of embedded RAMs

D. Appello, F. Corno, M. Giovinetto, M. Rebaudengo, M. Sonza Reorda
IEEE Asian Test Symposium • 2001
View 6 Excerpts
Highly Influenced

K

C. W. Wang, C.-F. Wu, J.-F. Li, C.-W. Wu, T. Teng
Chiu, H.- P. Lin,, A Built-In Self Test and Diagnosis Scheme for Embedded SRAM, IEEE Asian Test Symposium • 2000
View 3 Excerpts

Challenges in Testing Core-based System ICs

E. J. Marinissen, Y. Zorian
IEEE Communications Magazine, • 1999
View 2 Excerpts

Similar Papers

Loading similar papers…