Experiments in detecting delay faults using multiple higher frequency clocks and results from neighboring die

@article{Yan2003ExperimentsID,
  title={Experiments in detecting delay faults using multiple higher frequency clocks and results from neighboring die},
  author={Haihua Yan and Adit D. Singh},
  journal={International Test Conference, 2003. Proceedings. ITC 2003.},
  year={2003},
  volume={1},
  pages={105-111}
}
This paper presents experimental results from circuits specially implemented to evaluate a new technique for detecting delay faults in scan based designs. The faults are detected by observing circuit outputs at multiple capture intervals, each progressively shorter than the nominal switching delay for the logic block. For this study a simple datapath circuit was designed and fabricated through MOSIS. Extra capacitive delays were deliberately introduced in a copy of the design. The test results… CONTINUE READING

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-10 OF 45 CITATIONS

Delay Defect Characterization Using Low Voltage Test

  • 14th Asian Test Symposium (ATS'05)
  • 2005
VIEW 4 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Low voltage test in place of fast clock in DDSI delay test

  • Sixth international symposium on quality electronic design (isqed'05)
  • 2005
VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Aging monitor reuse for small delay fault testing

  • 2017 IEEE 35th VLSI Test Symposium (VTS)
  • 2017
VIEW 10 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

An efficient method to screen resistive opens under presence of process variation

  • 29th VLSI Test Symposium
  • 2011
VIEW 5 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

A self-timed structural test methodology for timing anomalies due to defects and process variations

  • IEEE International Conference on Test, 2005.
  • 2005
VIEW 6 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Hidden-Delay-Fault Sensor for Test, Reliability and Security

  • 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)
  • 2019
VIEW 1 EXCERPT
CITES METHODS

Tuning Stochastic Space Compaction to Faster-than-at-Speed Test

  • 2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)
  • 2018

References

Publications referenced by this paper.
SHOWING 1-9 OF 9 REFERENCES

Detecting Delay Defects in Slack Intervals using Multiple Higher Clock Frequencies and Results from Neighboring Die

A. D. I Singh, H. Yan
  • Digest of Papers, European Test Workshop,
  • 2003

Deep submicron: is test up to the challenge?

  • Proceedings of 1995 IEEE International Test Conference (ITC)
  • 1995

On path delay testing in a standard scan environment

  • Proceedings., International Test Conference
  • 1994

On Delay Fault Testing in Logic Circuits

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 1987