Experimental analysis and modeling of self heating effect in dielectric isolated planar and fin devices


Field Effect Transistors on SOI offer inherent capacitance and process advantages. The flow of heat generated at the drain junction may be impeded by dielectric isolation but an assessment must also account for conduction of heat through the gate stack and through the device contacts, and its impact on device characteristics should be captured by the… (More)

5 Figures and Tables


  • Presentations referencing similar topics