Experiences with parametric BIST for production testing PLLs with picosecond precision

@article{Kinger2010ExperiencesWP,
  title={Experiences with parametric BIST for production testing PLLs with picosecond precision},
  author={Rakesh Kinger and Swetha Narasimhawsamy and Stephen K. Sunter},
  journal={2010 IEEE International Test Conference},
  year={2010},
  pages={1-9}
}
PLLs generate clocks for the core logic in many ICs. As frequencies increase above 500 MHz, jitter and duty cycle error become significant and more likely to affect logic function. Measuring these parameters off-chip can be too expensive or impractical. This paper describes how a PLL BIST is being implemented in production ICs to test jitter, duty cycle, phase delay, frequency ratio, and lock time. It discusses some of the implementation problems and lessons, and how characterization was… CONTINUE READING
6 Citations
8 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-8 of 8 references

PLL Built-In Self-Test Jitter Measurement Integration into 0.18u CMOS Technology

  • S. Sattler, D. Oberle, J. Eckmueller
  • Proc. of Testmethods and Reliability of Circuits…
  • 2001
2 Excerpts

Similar Papers

Loading similar papers…