Corpus ID: 16322370

Evaluation of Hardware Performance for the SHA-3 Candidates Using SASEBO-GII

@article{Kobayashi2010EvaluationOH,
  title={Evaluation of Hardware Performance for the SHA-3 Candidates Using SASEBO-GII},
  author={K. Kobayashi and Jun Ikegami and Shin'ichiro Matsuo and K. Sakiyama and K. Ohta},
  journal={IACR Cryptol. ePrint Arch.},
  year={2010},
  volume={2010},
  pages={10}
}
  • K. Kobayashi, Jun Ikegami, +2 authors K. Ohta
  • Published 2010
  • Computer Science
  • IACR Cryptol. ePrint Arch.
  • As a result of extensive analyses on cryptographic hash functions, NIST started an open competition for selecting a new standard hash function SHA-3. One important aspect of this competition is in evaluating hardware implementations and in collecting much attention of researchers in this area. For a fair comparison of the hardware performance, we propose an evaluation platform, a hardware design strategy, and evaluation criteria that must be consistent for all SHA-3 candidates. First, we define… CONTINUE READING
    Prototyping platform for performance evaluation of SHA-3 candidates
    • 22
    • Open Access
    FPGA Implementations of the Round Two SHA-3 Candidates
    • 88
    • Open Access
    A Hardware Wrapper for the SHA-3 Hash Algorithms
    • 22
    • Open Access
    Lightweight Implementations of SHA-3 Candidates on FPGAs
    • 39
    • Open Access
    Efficient Hardware Implementation of SHA-3 Candidate Grøstl using FPGA
    • 1
    • Open Access
    A High-Speed Unified Hardware Architecture for AES and the SHA-3 Candidate Grøstl
    • 11
    • Open Access

    References

    Publications referenced by this paper.
    SHOWING 1-9 OF 9 REFERENCES
    A Hardware Interface for Hashing Algorithms
    • 19
    • Open Access
    Cryptographic Hash Algorithm Competition
      On Optimized FPGA Implementations of the SHA-3 Candidate Grøstl Cryptology ePrint Archive Research Center for Information Security (RCIS) " Side-channel Attack Standard Evaluation Board (SASEBO)
      • 2009
      SHA-3 Hardware Implementations