Evaluation of CORDIC Algorithms for FPGA Design

  title={Evaluation of CORDIC Algorithms for FPGA Design},
  author={Javier Valls-Coquillat and Martin Kuhlmann and Keshab K. Parhi},
  journal={VLSI Signal Processing},
This paper presents a study of the suitability for FPGA design of full custom based CORDIC implementations. Since all these methods are based on redundant arithmetic, the FPGA implementation of the required operators to perform the different CORDIC methods has been evaluated. Efficient mappings on FPGA have been performed leading to the fastest implementations. It is concluded that the redundant arithmetic operators require a 4 to 5 times larger area than the conventional architecture and the… CONTINUE READING
Highly Cited
This paper has 66 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 41 extracted citations

A novel unit circle approach for computation of sine function

2017 Devices for Integrated Circuit (DevIC) • 2017
View 3 Excerpts
Highly Influenced

Real-Time System for High-Image Resolution Disparity Estimation

IEEE Transactions on Image Processing • 2007
View 2 Excerpts
Highly Influenced

A pipelined architecture for user-defined floating-point complex division on FPGA

2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE) • 2017
View 1 Excerpt

Implementation of a Fast Hybrid CORDIC Architecture

2016 Second International Conference on Computational Intelligence & Communication Technology (CICT) • 2016
View 1 Excerpt

66 Citations

Citations per Year
Semantic Scholar estimates that this publication has 66 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 30 references

VLSI Digital Signal Processing Systems: Design and Implementation

K. K. Parhi
View 3 Excerpts
Highly Influenced

A High-Speed CORDIC Algorithm and Architecture for DPS Applications,

M. Kuhlmann, K. K. Parhi
Proc. of the 1999 IEEE Workshop on Signal Processing Systems (SiPS’99), • 1999
View 3 Excerpts

A High-Speed Constant-Factor Redundant CORDIC Processor without Extra Correcting or Scaling Iterations,

Shen-Fu, Hsiao
IEEE Int. Conf. On Circuits and Systems (ISCAS’99), • 1999
View 2 Excerpts

A novel CORDIC rotation method for generalized coordinate systems

Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020) • 1999
View 2 Excerpts

A CORDIC Architecture for Vector Control

T. Asada N. Takagi, S. Yajima
Proc . of the Int . Conf . on Signal Processing Applications and Technology • 1998

Similar Papers

Loading similar papers…