Estimation of circuit activity considering signal correlations and simultaneous switching

Abstract

This paper presents accurate estimation of signal activity at the internal nodes of CMOS combinational logic circuits. The methodology is based on stochastic model of logic signals and takes correlations and simultaneous switching of signals at logic gate inputs into consideration. In combinational logic synthesis, in order to minimize spurious transitions… (More)
DOI: 10.1145/191326.191462

5 Figures and Tables

Topics

Statistics

0102030'96'98'00'02'04'06'08'10'12'14'16'18
Citations per Year

146 Citations

Semantic Scholar estimates that this publication has 146 citations based on the available data.

See our FAQ for additional information.

  • Presentations referencing similar topics