Estimating Architectural Resources and Performance for High-Level Synthesis Applications


In this paper we present a solution to the following problems related to architectural synthesis. Given an input specification and a perfomance constraint, determine a lower bound number of resources (active and interconnect) required to execute the data flow graph while satisfying the performance constraint. Conversely, determine a lower bound performance… (More)
DOI: 10.1145/157485.164929

10 Figures and Tables



Citations per Year

103 Citations

Semantic Scholar estimates that this publication has 103 citations based on the available data.

See our FAQ for additional information.

  • Presentations referencing similar topics