Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices

  title={Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices},
  author={Eddie Hung and Fatemeh Eslami and Steven J. E. Wilton},
  journal={2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines},
This paper presents a new, open-source method for FPGA CAD researchers to realize their techniques on real Xilinx devices. Specifically, we extend the Verilog-To-Routing (VTR) suite, which includes the VPR place-and-route CAD tool on which many FPGA innovations have been based, to generate working Xilinx bitstreams via the Xilinx Design Language (XDL). Currently, we can faithfully translate VPR's heterogeneous packing and placement results into an exact Xilinx `map' netlist, which is then… CONTINUE READING
Highly Cited
This paper has 35 citations. REVIEW CITATIONS
25 Citations
21 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 25 extracted citations


Publications referenced by this paper.
Showing 1-10 of 21 references

ABC: A System for Sequential Synthesis and Verification, Release 70930

  • Berkeley Logic Synthesis, Verification Group
  • https://, November 2012.
  • 2012
1 Excerpt

GoAhead: A Partial Reconfiguration Framework

  • C. Beckhoff, D. Koch, J. Torresen
  • Field-Programmable Custom Computing Machines…
  • 2012
2 Excerpts

Virtex-6 FPGA Clocking Resources User Guide

  • ——
  • http://www.…
  • 2012
2 Excerpts

Virtex-6 FPGA Configurable Logic Block User Guide

  • Xilinx
  • http://…
  • 2012
1 Excerpt

Virtex-6 FPGA Data Sheet: DC and Switching Characteristics

  • Xilinx
  • 2012
1 Excerpt

Similar Papers

Loading similar papers…