Energy-aware mapping for tile-based NoC architectures under performance constraints
@inproceedings{Hu2003EnergyawareMF, title={Energy-aware mapping for tile-based NoC architectures under performance constraints}, author={Jingcao Hu and R. Marculescu}, booktitle={ASP-DAC '03}, year={2003} }
In this paper, we present an algorithm which automatically maps the IPs/cores onto a generic regular Network on Chip (NoC) architecture such that the total communication energy is minimized. At the same time, the performance of the mapped system is guaranteed to satisfy the specified constraints through bandwidth reservation. As the main contribution, we first formulate the problem of energy-aware mapping, in a topological sense, and then propose an efficient branch-and-bound algorithm to solve… CONTINUE READING
Figures, Tables, and Topics from this paper
571 Citations
A fast algorithm for energy-aware mapping of cores onto WK-recursive NoC under performance constraints
- Computer Science
- 2009 International Conference on High Performance Computing (HiPC)
- 2009
- 8
- PDF
An energy-aware heuristic constructive mapping algorithm for Network on Chip
- Computer Science
- 2009 IEEE 8th International Conference on ASIC
- 2009
- 24
Energy-aware run-time mapping for homogeneous NoC
- Computer Science
- 2010 International Symposium on System on Chip
- 2010
- 16
Power-Aware Mapping for Network-on-Chip Architectures under Bandwidth and Latency Constraints
- Computer Science
- 2009 Fourth International Conference on Embedded and Multimedia Computing
- 2009
- 21
- PDF
Energy-aware Mapping for Tree-based NoC Architectures by Recursive Bipartitioning
- Computer Science
- 2008 International Conference on Embedded Software and Systems
- 2008
- 5
- Highly Influenced
Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip
- Computer Science
- IEICE Electron. Express
- 2009
- 74
A power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints
- Computer Science
- TACO
- 2010
- 40
- PDF
Energy and bandwidth aware mapping of IPs onto regular NoC architectures using Multi-Objective Genetic Algorithms
- Computer Science
- 2009 International Symposium on System-on-Chip
- 2009
- 28
- Highly Influenced
GA Based Congestion Aware Topology Generation for Application Specific NoC
- Computer Science
- 2011 Sixth IEEE International Symposium on Electronic Design, Test and Application
- 2011
- 18
References
SHOWING 1-3 OF 3 REFERENCES
Route packets, not wires: on-chip interconnection networks
- Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)
- 2001
- 2,487
- Highly Influential
Analysis of power consumption on switch fabrics in network routers
- Computer Science
- Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)
- 2002
- 174
- Highly Influential
- PDF
TGFF: task graphs for free
- Computer Science
- Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98)
- 1998
- 946
- Highly Influential
- PDF