Energy and Latency Aware Application Mapping Algorithm & Optimization for Homogeneous 3D Network on Chip

  title={Energy and Latency Aware Application Mapping Algorithm \& Optimization for Homogeneous 3D Network on Chip},
  author={Vaibhav Jha and Sunny Deol and Mohit Jha and G. K. Sharma},
Energy efficiency is one of the most critical issue in design of System on Chip. [...] Key Method In addition a hybrid method has also been implemented using bioinspired optimization (particle swarm optimization) technique. The proposed algorithm has been implemented and evaluated on randomly generated benchmark and real life application such as MMS, Telecom and VOPD. The algorithm has also been tested with the E3S benchmark and has been compared with the existing algorithm (spiral and crinkle) and has shown…Expand
Estimation of Optimized Energy and Latency Constraints for Task Allocation in 3d Network on Chip
A new energy skilled algorithm for 3D NoC architecture with efficient dynamic and cluster approaches is proposed along with the optimization using bio-inspired algorithm and found DDmap provides improved result. Expand
V-CastNet3D: A novel clustering-based mapping in 3-D Network on chip
Results of simulating the proposed algorithm indicated that V-CastNet mapping algorithm was able to reduce delay and network power consumption better than other related algorithms, and by enhancing mapping speed, the proposed methodwas able to achieve desirable efficiency. Expand
Thermal and power aware task mapping on 3D Network on Chip
This paper proposes a task mapping method based on fuzzy logic that aims to alleviate power and thermal problems in 3D-NoCs and shows reduction in average communication delay and power consumption, as well as substantial reduction in maximum core temperature. Expand
A new efficient multi‐task applications mapping for three‐dimensional Network‐on‐Chip based MPSoC
This paper proposes an efficient multi‐task mapping algorithm targeting regular 3D NoC that allows an incremental mapping and parallel execution of many applications onto different partitions on the 3 D NoC. Expand


An efficient energy- and bandwidth- aware mapping algorithm for regular NoC architecture
A new efficient energy and bandwidth aware topological mapping of IPs onto regular tile-based NoC architecture is presented and there is a significant reduction in execution time of the proposed algorithm as compared to the other techniques. Expand
A Technique for NoC Routing Based on Hybrid Particle Swarm Optimization Algorithm
The proposed routing methodology, based on the Hybrid Particle Swarm Optimization (PSO) Algorithm, is applied on the 2D-Mesh NoC platform to balance the link load and can efficiently assign deterministic, deadlock-free, minimal routing paths for traffic traces in a short period of time, and significantly guarantee the bandwidth requirement. Expand
Energy- and Latency-Aware NoC Mapping Based on Chaos Discrete Particle Swarm Optimization
  • Wang Lei, Ling Xiang
  • Computer Science
  • 2010 International Conference on Communications and Mobile Computing
  • 2010
A heuristic mapping algorithm based on chaotic discrete particle swarm optimization is proposed that can automatically resolve the mapping problem to optimize the delay and energy consumption. Expand
Energy- and performance-aware mapping for regular NoC architectures
  • Jingcao Hu, R. Marculescu
  • Computer Science
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2005
In this paper, we present an algorithm which automatically maps a given set of intellectual property onto a generic regular network-on-chip (NoC) architecture and constructs a deadlock-freeExpand
Thermal-aware mapping and placement for 3-D NoC designs
  • Charles Addo-Quaye
  • Engineering, Computer Science
  • Proceedings 2005 IEEE International SOC Conference
  • 2005
This paper proposes the use of a genetic algorithm for a thermal and communication aware mapping and placement of application tasks on 3D NoC environment, and shows a significant reduction in system temperature when compared to a random mapping and placed. Expand
Multiple Vdd on 3D NoC architectures
A new methodology for power-efficient application mapping onto 3D NoC-based devices by clustering into the same router, IP cores with similar communication demands, it is possible to achieve reasonable energy savings while meeting timing constraints. Expand
Multi-objective mapping for mesh-based NoC architectures
  • G. Ascia, V. Catania, M. Palesi
  • Computer Science
  • International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004.
  • 2004
The approach is an efficient and accurate way to obtain the Pareto mappings that optimize performance and power consumption and integration in an exploration framework with an event-driven trace-based simulator makes it possible to take account of important dynamic effects that have a great impact on mapping. Expand
A High-Level Mapping Algorithm Targeting 3D NoC Architectures with Multiple Vdd
This paper introduces a high-level mapping algorithm targeting to low-power 3D NoC devices by appropriately assigning application's functionalities to layers with different supply voltages to achieve reasonable energy savings and temperature reduction. Expand
Key research problems in NoC design: a holistic perspective
A general description for NoC architectures and applications is provided and several outstanding research problems are enumerated organized under three topics: communication infrastructure synthesis, communication paradigm selection, and application mapping optimization. Expand
A survey of research and practices of Network-on-chip
The research shows that NoC constitutes a unification of current trends of intrachip communication rather than an explicit new alternative. Expand