Energy Efficient Tri-State CNFET Ternary Logic Gates

@article{Tabrizchi2018EnergyET,
  title={Energy Efficient Tri-State CNFET Ternary Logic Gates},
  author={S. Tabrizchi and Fazel Sharifi and Abdel-Hameed A. Badawy},
  journal={ArXiv},
  year={2018},
  volume={abs/1806.07570}
}
Traditional silicon binary circuits continue to face challenges such as high leakage power dissipation and large area of interconnections. Multiple-Valued Logic (MVL) and nano devices are two feasible solutions to overcome these problems. In this paper, a novel method is presented to design ternary logic circuits based on Carbon Nanotube Field Effect Transistors (CNFETs). The proposed designs use the unique properties of CNFETs, for example, adjusting the Carbon Nanontube (CNT) diameters to… Expand
Applicability of Partial Ternary Full Adder in Ternary Arithmetic Units
Partial Ternary Full Adder versus Complete Ternary Full Adder

References

SHOWING 1-10 OF 35 REFERENCES
Enabling energy-efficient ternary logic gates using CNFETs
Design of energy-efficient and robust ternary circuits for nanotechnology
Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETs
Design and Evaluation of CNFET-Based Quaternary Circuits
Carbon-nanotube-based voltage-mode multiple-valued logic design
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection
Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits
...
1
2
3
4
...