Energy Efficient Floating-Point Based Block LU Decomposition on Large Signal Systems


In this paper, we propose architecture for floating-point based Lower Upper decomposition of large signal in FPGAs which are dealing with large-sized matrices. Our proposed architecture is based on the well known concept of pipelined floating-point units and the double-precision based design helps to obtain effective throughput. According to the post layout… (More)

5 Figures and Tables


  • Presentations referencing similar topics