Energy-Aware Microprocessor Synchronization : Transactional Memory vs . Locks
@inproceedings{Moreshet2006EnergyAwareMS, title={Energy-Aware Microprocessor Synchronization : Transactional Memory vs . Locks}, author={Tali Moreshet and R. I. Bahar and M. Herlihy}, year={2006} }
One important way in which multiprocessors differ from uniprocessors is in the need to provide programmers the ability to synchronize concurrent access to memory. Transactional memory was proposed as a way of improving throughput especially when the rate of synchronization conflict is low. In this paper we explore power implications of transactional memory on standard and synthetic benchmarks. We propose a new “serial execution” mode that lowers energy consumption during high contention periods… CONTINUE READING
Supplemental Presentations
26 Citations
STM versus lock-based systems: An energy consumption perspective
- Computer Science
- 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED)
- 2010
- 5
- PDF
Evaluation of a hardware transactional memory model in an NoC-based embedded MPSoC
- Computer Science
- SBCCI '10
- 2010
- 6
Selective dynamic serialization for reducing energy consumption in hardware transactional memory systems
- Computer Science
- The Journal of Supercomputing
- 2013
- 4
- Highly Influenced
Dynamic Serialization: Improving Energy Consumption in Eager-Eager Hardware Transactional Memory Systems
- Computer Science
- 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing
- 2012
- 7
- PDF
A Resolution for Shared Memory Conflict in Multiprocessor System-on-a-Chip
- Computer Science
- ArXiv
- 2012
- PDF
Improving the efficiency of a hardware transactional memory on an NoC-based MPSoC
- Computer Science
- 2011 Design, Automation & Test in Europe
- 2011
- 3
- PDF
The Implications of Shared Data Synchronization Techniques on Multi-Core Energy Efficiency
- Computer Science
- HotPower
- 2012
- 25
- PDF
Impact of Version Management on Transactional Memories' Performance
- Computer Science
- 2015 International Symposium on Computer Architecture and High Performance Computing Workshop (SBAC-PADW)
- 2015
- 2
References
SHOWING 1-10 OF 29 REFERENCES
Energy reduction in multiprocessor systems using transactional memory
- Computer Science, Medicine
- ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005.
- 2005
- 31
- PDF
The thrifty barrier: energy-aware synchronization in shared-memory multiprocessors
- Computer Science
- 10th International Symposium on High Performance Computer Architecture (HPCA'04)
- 2004
- 126
- PDF
The common case transactional behavior of multithreaded programs
- Computer Science
- The Twelfth International Symposium on High-Performance Computer Architecture, 2006.
- 2006
- 108
- PDF
Virtualizing transactional memory
- Computer Science
- 32nd International Symposium on Computer Architecture (ISCA'05)
- 2005
- 346
- PDF
Speculative lock reordering: optimistic out-of-order execution of critical sections
- Computer Science
- Proceedings International Parallel and Distributed Processing Symposium
- 2003
- 22
- PDF
Transactional memory coherence and consistency
- Computer Science
- Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.
- 2004
- 762
- PDF
Transactional Memory: Architectural Support For Lock-free Data Structures
- Computer Science
- Proceedings of the 20th Annual International Symposium on Computer Architecture
- 1993
- 1,111
- PDF