Emerging strategies for resource-constrained testing of system chips : Resource-constrained system-on-a-chip test: a survey

@inproceedings{Xu2005EmergingSF,
  title={Emerging strategies for resource-constrained testing of system chips : Resource-constrained system-on-a-chip test: a survey},
  author={Qun Xu and Nicola Nicolici},
  year={2005}
}
Manufacturing test is a key step in the implementation flow of modern integrated electronic products. It certifies the product quality, accelerates yield learning and influences the final cost of the device. With the ongoing shift towards the core-based system-on-a-chip (SOC) design paradigm, unique test challenges, such as test access and test reuse, are confronted. In addition, when addressing these new challenges, the SOC designers must consciously use the resources at hand, while keeping… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 36 CITATIONS

References

Publications referenced by this paper.
SHOWING 1-10 OF 112 REFERENCES

A graph - based approach to power - constrained SOC test scheduling ’

  • C.-W. Wu
  • J . Electron . Test . , Theory Appl .
  • 2004

An improved wrapper architecture for parallel testing of hierarchical cores

  • S. K. Goel
  • ETS,
  • 2004

Similar Papers

Loading similar papers…